# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


#### Details

Detailo	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-2pqg208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



### Notes:

1. For more information about the CQFP package options, refer to the HiRel SX-A datasheet.

2. All –3 speed grades have been discontinued.

# **Device Resources**

	User I/Os (Including Clock Buffers)										
Device	208-Pin PQFP	100-Pin TQFP	144-Pin TQFP	176-Pin TQFP	329-Pin PBGA	144-Pin FBGA	256-Pin FBGA	484-Pin FBGA			
A54SX08A	130	81	113	-	-	111	-	-			
A54SX16A	175	81	113	-	-	111	180	_			
A54SX32A	174	81	113	147	249	111	203	249			
A54SX72A	171	-	-	_	-	-	203	360			

**Notes:** Package Definitions: PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array



# **Other Architectural Features**

# Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using  $0.22 \,\mu/0.25 \,\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25  $\Omega$  with capacitance of 1.0 fF for low signal impedance.

# Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

# **User Security**

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation* of Security in Actel Antifuse FPGAs application note.

# I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{CCI}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V<sub>CCI</sub> is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

# **Pin Description**

### CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

#### QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

#### GND Ground

Low supply voltage.

#### HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

#### NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

#### PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V<sub>CCI</sub> power pins in the device should be connected.

### V<sub>CCA</sub> Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All  $V_{CCA}$  power pins in the device should be connected.

# **Detailed Specifications**

# **Operating Conditions**

#### Table 2-1 • Absolute Maximum Ratings

Symbol Parameter		Limits	Units
V <sub>CCI</sub>	DC Supply Voltage for I/Os	-0.3 to +6.0	V
V <sub>CCA</sub> DC Supply Voltage for Arrays		-0.3 to +3.0	V
VI	Input Voltage	-0.5 to +5.75	V
V <sub>O</sub>	Output Voltage	–0.5 to + V <sub>CCI</sub> + 0.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

### Table 2-2 Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	°C
2.5 V Power Supply Range (V <sub>CCA</sub> and V <sub>CCI</sub> )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range (V <sub>CCI</sub> )	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range (V <sub>CCI</sub> )	4.75 to 5.25	4.75 to 5.25	V

# **Typical SX-A Standby Current**

# Table 2-3 • Typical Standby Current for SX-A at 25°C with $V_{CCA} = 2.5 V$

Product	V <sub>CCI</sub> = 2.5 V	V <sub>CCI</sub> = 3.3 V	V <sub>CCI</sub> = 5 V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

#### Table 2-4 • Supply Voltages

V <sub>CCA</sub>	V <sub>CCI</sub> *	Maximum Input Tolerance	Maximum Output Drive
2. 5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

Note: \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.



### Where:

- C<sub>EQCM</sub> = Equivalent capacitance of combinatorial modules (C-cells) in pF
- C<sub>EQSM</sub> = Equivalent capacitance of sequential modules (R-Cells) in pF
- $C_{EQI}$  = Equivalent capacitance of input buffers in pF
- $C_{EQO}$  = Equivalent capacitance of output buffers in pF
- C<sub>EQCR</sub> = Equivalent capacitance of CLKA/B in pF
- $C_{EQHV}$  = Variable capacitance of HCLK in pF
- $C_{EQHF}$  = Fixed capacitance of HCLK in pF
  - C<sub>L =</sub> Output lead capacitance in pF
  - $f_m$  = Average logic module switching rate in MHz
  - $f_n =$  Average input buffer switching rate in MHz
  - $f_p$  = Average output buffer switching rate in MHz
  - $f_{a1} =$  Average CLKA rate in MHz
  - $f_{\alpha 2}$  = Average CLKB rate in MHz
  - $f_{s1}$  = Average HCLK rate in MHz
  - m = Number of logic modules switching at fm
  - n = Number of input buffers switching at fn
  - p = Number of output buffers switching at fp
  - q<sub>1</sub> = Number of clock loads on CLKA
  - q<sub>2</sub> = Number of clock loads on CLKB
  - $r_1 =$  Fixed capacitance due to CLKA
  - r<sub>2</sub> = Fixed capacitance due to CLKB
  - s1 = Number of clock loads on HCLK
  - x = Number of I/Os at logic low
  - y = Number of I/Os at logic high

#### Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C <sub>EQCM</sub> )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C <sub>EQCM</sub> )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C <sub>EQI</sub> )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C <sub>EQO</sub> )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C <sub>EQCR</sub> )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C <sub>EQHV</sub> )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C <sub>EQHF</sub> )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r <sub>1</sub> )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

# Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power = 
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

# Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

# **Calculation for Heat Sink**

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$$T_J = 110^{\circ}C$$
  
 $T_A = 70^{\circ}C$ 

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$  $\theta_{JC} = 3.2^{\circ}C/W$ 

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13

# **Timing Characteristics**

# Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays <sup>1</sup>	-		-		-		•		-
t <sub>PD</sub>	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t <sub>sud</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t <sub>recasyn</sub>	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					1				1
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25 V$ ,  $V_{CCI} = 3.0 V$ ,  $T_J = 70^{\circ}$ C)

		-2 Sp	peed	–1 S	peed	Std. S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>							-		
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

#### Table 2-26 • A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 \text{ V}, \text{ V}_{CCI} = 3.0 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
----------------------------------	--

		-3 Sp	beed <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.0		2.3		2.6		3.1		4.3	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.2		2.5		2.8		3.3		4.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.0		2.3		2.6		3.1		4.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.2		2.5		2.8		3.3		4.6	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^{3}$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.8		3.2		3.6		4.3		6.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.7		3.1		3.5		4.1		5.7	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		9.5		10.9		12.4		14.6		20.4	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.8		3.2		3.6		4.3		6.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.7		3.1		3.5		4.1		5.7	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^{3}$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

### Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  - 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

# Table 2-29 A54SX32A Timing Characteristics

(Worst-Case Commercial Condition	<sup>5</sup> V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 2.25 V, T <sub>J</sub> = 70°C)
----------------------------------	---

		-3 Sp	beed*	–2 S	peed	-1 S	peed	Std.	Speed	–F S		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	rks										<u>.</u>
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
Routed Arra	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.4	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.0	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>			0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

# Table 2-34 • A54SX32A Timing Characteristics

		-3 S	beed <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Speed	d -F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.1		2.4		2.8		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.1		2.4		2.8		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
$d_{TLH}^{3}$	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup> Delta High to Low			0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		1.9		2.2		2.5		2.9		4.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.5		2.9		3.3		3.9		5.4	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		6.6		7.6		8.6		10.1		14.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
$d_{TLH}^{3}$	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

#### Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

# Table 2-37 • A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 3.0 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )
---

		-3 Sp	-3 Speed*		peed	-1 S	peed	Std. 9	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>QCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.7		1.9		2.2		2.5		3.5	ns
t <sub>QCHKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.7		2		2.2		2.6		3.6	ns
t <sub>QPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QCKSW</sub>	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t <sub>QCKSW</sub>	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t <sub>QCKSW</sub>	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

*Note:* \*All –3 speed grades have been discontinued.

# Table 2-38 A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> :	= 4.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	----------------------------------

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std.	Speed	I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Dedicated (Hardwired) Array Clock Netw											
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.6		1.8		2.1		2.4		3.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HCKSW</sub>	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t <sub>HP</sub>	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f <sub>HMAX</sub>	Maximum Frequency		333		294		250		217		156	MHz
Routed Arr	ay Clock Networks					-						-
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		3.0		3.5		4.9	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		3.0		3.4		3.9		4.6		6.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		3.9		5.5	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		3.2		3.6		4.1		4.8		6.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		1.9		2.2		2.5		3.0		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.9		2.2		2.5		3.0		4.1	ns
Quadrant A	Array Clock Networks	-		-		-		•		•		-
t <sub>QCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.6	ns
t <sub>QCHKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.4		1.6		1.9		2.7	ns
t <sub>QCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.4		1.6		1.8		2.1		3.0	ns
t <sub>QCHKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.4		1.7		1.9		2.2		3.1	ns

*Note:* \*All –3 speed grades have been discontinued.



# 100-Pin TQFP




Figure 3-2 • 100-Pin TQFP

# Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



176-Pin TQFP									
Pin Number	A54SX32A Function								
145	I/O								
146	I/O								
147	I/O								
148	I/O								
149	I/O								
150	I/O								
151	I/O								
152	CLKA								
153	CLKB								
154	NC								
155	GND								
156	V <sub>CCA</sub>								
157	PRA, I/O								
158	I/O								
159	I/O								
160	I/O								
161	I/O								
162	I/O								
163	I/O								
164	I/O								
165	I/O								
166	I/O								
167	I/O								
168	I/O								
169	V <sub>CCI</sub>								
170	I/O								
171	I/O								
172	I/O								
173	I/O								
174	I/O								
175	I/O								
176	TCK, I/O								

# 329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0	0	0	~	~	~	0	~	0	Õ	0	0	0	0	0	~	0
D	0	0	0	0	0	0	0	0	0	0	0	0	0	$\bigcirc$	0	0	0	0	0	0	~	~	0
E F	0	<u> </u>	0	<u> </u>																0	<u> </u>	0	0
G	0	<u> </u>	0	$\sim$																0	$\sim$	ž	0
н	ŏ	-	õ	-																õ	· ·	õ	<u> </u>
ſ	Ō	Õ	Õ	Ō																Õ	Õ	Õ	Õ
к	0	Ο	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0
L	0	0	0	~						-	-	-	0	Ξ						0	0	0	0
M N	0		~	0						<u> </u>	$\tilde{}$	$\tilde{}$	O	~						0	~	~	0
P	0	0	0	0						-	-	-		-						$\bigcirc$	$\sim$	ž	$\mathbf{O}$
R	-	-	õ	<u> </u>						0	0	$\cup$		$\cup$						õ	-	õ	Ŭ
т	Õ	Õ	Õ	Õ																Õ	õ	õ	Õ
υ	0	0	0	0																0	Ο	0	0
V	0	Ο	Ο	Ο																Ο	Ο	Ο	0
W	-	0	-	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0	$\sim$	0	$\sim$
Y	0	0	0	0	$\sim$	~	-	_	-	-	-	-	-	_	_	_	-	-	$\sim$	0	-	~	~
AA AB	0	0	0	0	0	0	-	<u> </u>	-	-	-	-		-	<u> </u>	-	<u> </u>	-	0	0		0	0
AC	0	0		~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-
L	$\searrow$	_	_	_	_	_	_	_	_	_				$\sim$	_	_	_	_	_	_		$\sim$	$\leq$

Figure 3-5 • 329-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



	144-Pi	n FBGA			144-Pi	n FBGA	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
A1	I/O	I/O	I/O	D1	I/O	I/O	I/O
A2	I/O	I/O	I/O	D2	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
A3	I/O	I/O	I/O	D3	TDI, I/O	TDI, I/O	TDI, I/O
A4	I/O	I/O	I/O	D4	I/O	I/O	I/O
A5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	D5	I/O	I/O	I/O
A6	GND	GND	GND	D6	I/O	I/O	I/O
A7	CLKA	CLKA	CLKA	D7	I/O	I/O	I/O
A8	I/O	I/O	I/O	D8	I/O	I/O	I/O
A9	I/O	I/O	I/O	D9	I/O	I/O	I/O
A10	I/O	I/O	I/O	D10	I/O	I/O	I/O
A11	I/O	I/O	I/O	D11	I/O	I/O	I/O
A12	I/O	I/O	I/O	D12	I/O	I/O	I/O
B1	I/O	I/O	I/O	E1	I/O	I/O	I/O
B2	GND	GND	GND	E2	I/O	I/O	I/O
B3	I/O	I/O	I/O	E3	I/O	I/O	I/O
B4	I/O	I/O	I/O	E4	I/O	I/O	I/O
B5	I/O	I/O	I/O	E5	TMS	TMS	TMS
B6	I/O	I/O	I/O	E6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
B7	CLKB	CLKB	CLKB	E7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
B8	I/O	I/O	I/O	E8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
B9	I/O	I/O	I/O	E9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
B10	I/O	I/O	I/O	E10	I/O	I/O	I/O
B11	GND	GND	GND	E11	GND	GND	GND
B12	I/O	I/O	I/O	E12	I/O	I/O	I/O
C1	I/O	I/O	I/O	F1	I/O	I/O	I/O
C2	I/O	I/O	I/O	F2	I/O	I/O	I/O
С3	TCK, I/O	TCK, I/O	TCK, I/O	F3	NC	NC	NC
C4	I/O	I/O	I/O	F4	I/O	I/O	I/O
C5	I/O	I/O	I/O	F5	GND	GND	GND
C6	pra, I/o	pra, I/o	PRA, I/O	F6	GND	GND	GND
С7	I/O	I/O	I/O	F7	GND	GND	GND
C8	I/O	I/O	I/O	F8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
С9	I/O	I/O	I/O	F9	I/O	I/O	I/O
C10	I/O	I/O	I/O	F10	GND	GND	GND
C11	I/O	I/O	I/O	F11	I/O	I/O	I/O
C12	I/O	I/O	I/O	F12	I/O	I/O	I/O

	144-Pi	n FBGA		144-Pin FBGA								
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function					
G1	I/O	I/O	I/O	K1	I/O	I/O	I/O					
G2	GND	GND	GND	К2	I/O	I/O	I/O					
G3	I/O	I/O	I/O	К3	I/O	I/O	I/O					
G4	I/O	I/O	I/O	К4	I/O	I/O	I/O					
G5	GND	GND	GND	K5	I/O	I/O	I/O					
G6	GND	GND	GND	K6	I/O	I/O	I/O					
G7	GND	GND	GND	К7	GND	GND	GND					
G8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	K8	I/O	I/O	I/O					
G9	I/O	I/O	I/O	К9	I/O	I/O	I/O					
G10	I/O	I/O	I/O	K10	GND	GND	GND					
G11	I/O	I/O	I/O	K11	I/O	I/O	I/O					
G12	I/O	I/O	I/O	K12	I/O	I/O	I/O					
H1	TRST, I/O	TRST, I/O	TRST, I/O	L1	GND	GND	GND					
H2	I/O	I/O	I/O	L2	I/O	I/O	I/O					
H3	I/O	I/O	I/O	L3	I/O	I/O	I/O					
H4	I/O	I/O	I/O	L4	I/O	I/O	I/O					
H5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L5	I/O	I/O	I/O					
H6	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L6	I/O	I/O	I/O					
H7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L7	HCLK	HCLK	HCLK					
H8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L8	I/O	I/O	I/O					
H9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L9	I/O	I/O	I/O					
H10	I/O	I/O	I/O	L10	I/O	I/O	I/O					
H11	I/O	I/O	I/O	L11	I/O	I/O	I/O					
H12	NC	NC	NC	L12	I/O	I/O	I/O					
J1	I/O	I/O	I/O	M1	I/O	I/O	I/O					
J2	I/O	I/O	I/O	M2	I/O	I/O	I/O					
J3	I/O	I/O	I/O	M3	I/O	I/O	I/O					
J4	I/O	I/O	I/O	M4	I/O	I/O	I/O					
J5	I/O	I/O	I/O	M5	I/O	I/O	I/O					
J6	PRB, I/O	PRB, I/O	PRB, I/O	M6	I/O	I/O	I/O					
J7	I/O	I/O	I/O	M7	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>					
J8	I/O	I/O	I/O	M8	I/O	I/O	I/O					
J9	I/O	I/O	I/O	M9	I/O	I/O	I/O					
J10	I/O	I/O	I/O	M10	I/O	I/O	I/O					
J11	I/O	I/O	I/O	M11	TDO, I/O	TDO, I/O	TDO, I/O					
J12	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	M12	I/O	I/O	I/O					



256-Pin FBGA									
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function						
P15	I/O	I/O	I/O						
P16	I/O	I/O	I/O						
R1	I/O	I/O	I/O						
R2	GND	GND	GND						
R3	I/O	I/O	I/O						
R4	NC	I/O	I/O						
R5	I/O	I/O	I/O						
R6	I/O	I/O	I/O						
R7	I/O	I/O	I/O						
R8	I/O	I/O	I/O						
R9	HCLK	HCLK	HCLK						
R10	I/O	I/O	QCLKB						
R11	I/O	I/O	I/O						
R12	I/O	I/O	I/O						
R13	I/O	I/O	I/O						
R14	I/O	I/O	I/O						
R15	GND	GND	GND						
R16	GND	GND	GND						
T1	GND	GND	GND						
T2	I/O	I/O	I/O						
T3	I/O	I/O	I/O						
T4	NC	I/O	I/O						
T5	I/O	I/O	I/O						
T6	I/O	I/O	I/O						
T7	I/O	I/O	I/O						
T8	I/O	I/O	I/O						
Т9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>						
T10	I/O	I/O	I/O						
T11	I/O	I/O	I/O						
T12	NC	I/O	I/O						
T13	I/O	I/O	I/O						
T14	I/O	I/O	I/O						
T15	TDO, I/O	TDO, I/O	TDO, I/O						
T16	GND	GND	GND						

# 484-Pin FBGA

-	12	3 4	4 5	56	7	8 9	9 10	) 11	12	13	14	151	617	' 18	19	202	21	22	23	24	2526	_
A B C D E F	1 2 0 0 0 0 0 0 0 0 0 0 0 0				00000			00000	0000	00000	00000			00000	00000		00000	00000	000000	000000		
G H J K L M							Ó	Ó	Ó	Ó	Ó		Ò					00000	00000	0000		
N P R T U V							000	0000	0000	0000	0000							00000	00000	00000		
W Y AA AB AC AD					Ó	00	00	0	0	Ó	Ó	00	0	0	0	00	000	00000	000000	00000	00 00 00 00	
AD AE AF	00 00 00	00	D C	õõ	õ	ÕĊ	0 O	Õ	Õ	õ	Õ	Õ C	Õ	Õ	Õ	Õ	Š	Õ	Õ	Õ	00	

Figure 3-8 • 484-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.