



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 2880  |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 113   |
| Number of Gates                | 48000   |
| Voltage - Supply               | 2.25V ~ 5.25V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 144-LQFP  |
| Supplier Device Package        | 144-TQFP (20x20)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-2tqg144">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-2tqg144</a> |




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

## Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

| Symbol          | Parameter   | Commercial                   |               | Industrial    |      | Units |               |
|-----------------|---|------------------------------|---------------|---------------|------|-------|---------------|
|                 |   | Min.                         | Max.          | Min.          | Max. |       |               |
| $V_{OH}$        | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OH} = -1 \text{ mA}$ ) | 0.9 $V_{CCI}$ | 0.9 $V_{CCI}$ |      | V     |               |
|                 | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OH} = -8 \text{ mA}$ ) | 2.4           | 2.4           |      | V     |               |
| $V_{OL}$        | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OL} = 1 \text{ mA}$ )  | 0.4           | 0.4           |      | V     |               |
|                 | $V_{CCI} = \text{Minimum}$<br>$V_I = V_{IH} \text{ or } V_{IL}$ | ( $I_{OL} = 12 \text{ mA}$ ) | 0.4           | 0.4           |      | V     |               |
| $V_{IL}$        | Input Low Voltage   |                              | 0.8           | 0.8           |      | V     |               |
| $V_{IH}$        | Input High Voltage  |                              | 2.0           | 5.75          | 2.0  | 5.75  | V             |
| $I_{IL}/I_{IH}$ | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$        |                              | -10           | 10            | -10  | 10    | $\mu\text{A}$ |
| $I_{OZ}$        | Tristate Output Leakage Current                                 |                              | -10           | 10            | -10  | 10    | $\mu\text{A}$ |
| $t_R, t_F$      | Input Transition Time $t_R, t_F$                                |                              | 10            | 10            |      | ns    |               |
| $C_{IO}$        | I/O Capacitance   |                              | 10            | 10            |      | pF    |               |
| $I_{CC}$        | Standby Current   |                              | 10            | 20            |      | mA    |               |
| IV Curve*       | Can be derived from the IBIS model on the web.                  |                              |               |               |      |       |               |

**Note:** \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

| Symbol          | Parameter   | Commercial                      |      | Industrial |      | Units |               |
|-----------------|---|---------------------------------|------|------------|------|-------|---------------|
|                 |   | Min.                            | Max. | Min.       | Max. |       |               |
| $V_{OH}$        | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OH} = -100 \mu\text{A}$ ) | 2.1  | 2.1        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OH} = -1 \text{ mA}$ )    | 2.0  | 2.0        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OH} = -2 \text{ mA}$ )    | 1.7  | 1.7        |      | V     |               |
| $V_{OL}$        | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OL} = 100 \mu\text{A}$ )  | 0.2  | 0.2        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OL} = 1 \text{ mA}$ )     | 0.4  | 0.4        |      | V     |               |
|                 | $V_{DD} = \text{MIN},$<br>$V_I = V_{IH} \text{ or } V_{IL}$         | ( $I_{OL} = 2 \text{ mA}$ )     | 0.7  | 0.7        |      | V     |               |
| $V_{IL}$        | Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$               |                                 | -0.3 | 0.7        | -0.3 | 0.7   | V             |
| $V_{IH}$        | Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$              |                                 | 1.7  | 5.75       | 1.7  | 5.75  | V             |
| $I_{IL}/I_{IH}$ | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$            |                                 | -10  | 10         | -10  | 10    | $\mu\text{A}$ |
| $I_{OZ}$        | Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$ |                                 | -10  | 10         | -10  | 10    | $\mu\text{A}$ |
| $t_R, t_F$      | Input Transition Time $t_R, t_F$                                    |                                 | 10   | 10         |      | ns    |               |
| $C_{IO}$        | I/O Capacitance   |                                 | 10   | 10         |      | pF    |               |
| $I_{CC}$        | Standby Current   |                                 | 10   | 20         |      | mA    |               |
| IV Curve*       | Can be derived from the IBIS model on the web.                      |                                 |      |            |      |       |               |

**Note:** \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

## PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

| Symbol    | Parameter                               | Condition                              | Min. | Max. | Units   |
|-----------|---|--|------|------|---------|
| $V_{CCA}$ | Supply Voltage for Array                |  | 2.25 | 2.75 | V       |
| $V_{CCI}$ | Supply Voltage for I/Os                 |  | 4.75 | 5.25 | V       |
| $V_{IH}$  | Input High Voltage                      |  | 2.0  | 5.75 | V       |
| $V_{IL}$  | Input Low Voltage                       |  | -0.5 | 0.8  | V       |
| $I_{IH}$  | Input High Leakage Current <sup>1</sup> | $V_{IN} = 2.7$                         | -    | 70   | $\mu A$ |
| $I_{IL}$  | Input Low Leakage Current <sup>1</sup>  | $V_{IN} = 0.5$                         | -    | -70  | $\mu A$ |
| $V_{OH}$  | Output High Voltage                     | $I_{OUT} = -2 \text{ mA}$              | 2.4  | -    | V       |
| $V_{OL}$  | Output Low Voltage <sup>2</sup>         | $I_{OUT} = 3 \text{ mA}, 6 \text{ mA}$ | -    | 0.55 | V       |
| $C_{IN}$  | Input Pin Capacitance <sup>3</sup>      |  | -    | 10   | pF      |
| $C_{CLK}$ | CLK Pin Capacitance                     |  | 5    | 12   | pF      |

**Notes:**

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

Table 2-14 • A54SX08A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>   | <b>Description</b>               | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|----------------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|  |                                  | <b>Min.</b>     | <b>Max.</b>     | <b>Min.</b>       | <b>Max.</b>     |              |
| $t_{INYH}$   | Input Data Pad to Y High 5 V PCI | 0.5             | 0.6             | 0.7               | 0.9             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V PCI  | 0.8             | 0.9             | 1.1               | 1.5             | ns           |
| $t_{INYH}$   | Input Data Pad to Y High 5 V TTL | 0.5             | 0.6             | 0.7               | 0.9             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V TTL  | 0.8             | 0.9             | 1.1               | 1.5             | ns           |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                  |                 |                 |                   |                 |              |
| $t_{IRD1}$   | FO = 1 Routing Delay             | 0.3             | 0.3             | 0.4               | 0.6             | ns           |
| $t_{IRD2}$   | FO = 2 Routing Delay             | 0.5             | 0.5             | 0.6               | 0.8             | ns           |
| $t_{IRD3}$   | FO = 3 Routing Delay             | 0.6             | 0.7             | 0.8               | 1.1             | ns           |
| $t_{IRD4}$   | FO = 4 Routing Delay             | 0.8             | 0.9             | 1                 | 1.4             | ns           |
| $t_{IRD8}$   | FO = 8 Routing Delay             | 1.4             | 1.5             | 1.8               | 2.5             | ns           |
| $t_{IRD12}$  | FO = 12 Routing Delay            | 2               | 2.2             | 2.6               | 3.6             | ns           |

**Notes:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-21 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                             | <b>Description</b>                     | <b>-3 Speed<sup>1</sup></b> |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|--|-----------------------------|-------------|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
|  |  | <b>Min.</b>                 | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>       | <b>Max.</b>     |              |
| <b>C-Cell Propagation Delays<sup>2</sup></b> |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{PD}$                                     | Internal Array Module                  | 0.9                         | 1.0         | 1.2             | 1.4         | 1.6             | 1.8         | 1.9               | ns              |              |
| <b>Predicted Routing Delays<sup>3</sup></b>  |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{DC}$                                     | FO = 1 Routing Delay, Direct Connect   | 0.1                         | 0.1         | 0.1             | 0.1         | 0.1             | 0.1         | 0.1               | ns              |              |
| $t_{FC}$                                     | FO = 1 Routing Delay, Fast Connect     | 0.3                         | 0.3         | 0.3             | 0.4         | 0.4             | 0.4         | 0.6               | ns              |              |
| $t_{RD1}$                                    | FO = 1 Routing Delay                   | 0.3                         | 0.3         | 0.4             | 0.5         | 0.5             | 0.5         | 0.6               | ns              |              |
| $t_{RD2}$                                    | FO = 2 Routing Delay                   | 0.4                         | 0.5         | 0.5             | 0.6         | 0.6             | 0.6         | 0.8               | ns              |              |
| $t_{RD3}$                                    | FO = 3 Routing Delay                   | 0.5                         | 0.6         | 0.7             | 0.8         | 0.8             | 0.8         | 1.1               | ns              |              |
| $t_{RD4}$                                    | FO = 4 Routing Delay                   | 0.7                         | 0.8         | 0.9             | 1.0         | 1.0             | 1.0         | 1.4               | ns              |              |
| $t_{RD8}$                                    | FO = 8 Routing Delay                   | 1.2                         | 1.4         | 1.5             | 1.8         | 1.8             | 1.8         | 2.5               | ns              |              |
| $t_{RD12}$                                   | FO = 12 Routing Delay                  | 1.7                         | 2           | 2.2             | 2.6         | 2.6             | 2.6         | 3.6               | ns              |              |
| <b>R-Cell Timing</b>                         |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{RCO}$                                    | Sequential Clock-to-Q                  | 0.6                         | 0.7         | 0.8             | 0.9         | 0.9             | 1.0         | 1.3               | ns              |              |
| $t_{CLR}$                                    | Asynchronous Clear-to-Q                | 0.5                         | 0.6         | 0.6             | 0.8         | 0.8             | 1.0         | 1.0               | ns              |              |
| $t_{PRESET}$                                 | Asynchronous Preset-to-Q               | 0.7                         | 0.8         | 0.8             | 1.0         | 1.0             | 1.4         | 1.4               | ns              |              |
| $t_{SUD}$                                    | Flip-Flop Data Input Set-Up            | 0.7                         | 0.8         | 0.9             | 1.0         | 1.0             | 1.4         | 1.4               | ns              |              |
| $t_{HD}$                                     | Flip-Flop Data Input Hold              | 0.0                         | 0.0         | 0.0             | 0.0         | 0.0             | 0.0         | 0.0               | ns              |              |
| $t_{WASYN}$                                  | Asynchronous Pulse Width               | 1.3                         | 1.5         | 1.6             | 1.9         | 1.9             | 2.7         | 2.7               | ns              |              |
| $t_{RECASYN}$                                | Asynchronous Recovery Time             | 0.3                         | 0.4         | 0.4             | 0.5         | 0.5             | 0.7         | 0.7               | ns              |              |
| $t_{HASYN}$                                  | Asynchronous Removal Time              | 0.3                         | 0.3         | 0.3             | 0.4         | 0.4             | 0.6         | 0.6               | ns              |              |
| $t_{MPW}$                                    | Clock Minimum Pulse Width              | 1.4                         | 1.7         | 1.9             | 2.2         | 2.2             | 3.0         | 3.0               | ns              |              |
| <b>Input Module Propagation Delays</b>       |  |                             |             |                 |             |                 |             |                   |                 |              |
| $t_{INYH}$                                   | Input Data Pad to Y High 2.5 V LVC MOS | 0.5                         | 0.6         | 0.7             | 0.8         | 0.8             | 1.1         | 1.1               | ns              |              |
| $t_{INYL}$                                   | Input Data Pad to Y Low 2.5 V LVC MOS  | 0.8                         | 0.9         | 1.0             | 1.1         | 1.1             | 1.6         | 1.6               | ns              |              |
| $t_{INYH}$                                   | Input Data Pad to Y High 3.3 V PCI     | 0.5                         | 0.6         | 0.6             | 0.7         | 0.7             | 1.0         | 1.0               | ns              |              |
| $t_{INYL}$                                   | Input Data Pad to Y Low 3.3 V PCI      | 0.7                         | 0.8         | 0.9             | 1.0         | 1.0             | 1.4         | 1.4               | ns              |              |
| $t_{INYH}$                                   | Input Data Pad to Y High 3.3 V LV TTL  | 0.7                         | 0.7         | 0.8             | 1.0         | 1.0             | 1.4         | 1.4               | ns              |              |
| $t_{INYL}$                                   | Input Data Pad to Y Low 3.3 V LV TTL   | 0.9                         | 1.1         | 1.2             | 1.4         | 1.4             | 2.0         | 2.0               | ns              |              |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-21 • A54SX16A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>   | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|  |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| $t_{INYH}$   | Input Data Pad to Y High 5 V PCI | 0.5                         | 0.5             | 0.6             | 0.7               | 0.9             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V PCI  | 0.7                         | 0.8             | 0.9             | 1.1               | 1.5             | ns           |
| $t_{IYH}$  | Input Data Pad to Y High 5 V TTL | 0.5                         | 0.5             | 0.6             | 0.7               | 0.9             | ns           |
| $t_{IYL}$  | Input Data Pad to Y Low 5 V TTL  | 0.7                         | 0.8             | 0.9             | 1.1               | 1.5             | ns           |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{IRD1}$   | FO = 1 Routing Delay             | 0.3                         | 0.3             | 0.3             | 0.4               | 0.6             | ns           |
| $t_{IRD2}$   | FO = 2 Routing Delay             | 0.4                         | 0.5             | 0.5             | 0.6               | 0.8             | ns           |
| $t_{IRD3}$   | FO = 3 Routing Delay             | 0.5                         | 0.6             | 0.7             | 0.8               | 1.1             | ns           |
| $t_{IRD4}$   | FO = 4 Routing Delay             | 0.7                         | 0.8             | 0.9             | 1.0               | 1.4             | ns           |
| $t_{IRD8}$   | FO = 8 Routing Delay             | 1.2                         | 1.4             | 1.5             | 0.8               | 2.5             | ns           |
| $t_{IRD12}$  | FO = 12 Routing Delay            | 1.7                         | 2.0             | 2.2             | 2.6               | 3.6             | ns           |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-24 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                  | <b>Description</b>                                      | <b>-3 Speed*</b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |   | <b>Min.</b>      | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>Dedicated (Hardwired) Array Clock Networks</b> |   |                  |                 |                 |                   |                 |              |
| $t_{HCKH}$  | Input Low to High<br>(Pad to R-cell Input)              | 1.2              | 1.4             | 1.6             | 1.8               | 2.8             | ns           |
| $t_{HCKL}$  | Input High to Low<br>(Pad to R-cell Input)              | 1.0              | 1.1             | 1.2             | 1.5               | 2.2             | ns           |
| $t_{HPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{HPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{HCKSW}$                                       | Maximum Skew  | 0.3              | 0.3             | 0.4             | 0.4               | 0.7             | ns           |
| $t_{HP}$  | Minimum Period  | 2.8              | 3.4             | 3.8             | 4.4               | 6.0             | ns           |
| $f_{HMAX}$  | Maximum Frequency                                       | 357              | 294             | 263             | 227               | 167             | MHz          |
| <b>Routed Array Clock Networks</b>                |   |                  |                 |                 |                   |                 |              |
| $t_{RCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) | 1.0              | 1.2             | 1.3             | 1.6               | 2.2             | ns           |
| $t_{RCKL}$  | Input High to Low (Light Load)<br>(Pad to R-cell Input) | 1.1              | 1.3             | 1.5             | 1.7               | 2.4             | ns           |
| $t_{RCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   | 1.1              | 1.3             | 1.5             | 1.7               | 2.4             | ns           |
| $t_{RCKL}$  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   | 1.1              | 1.3             | 1.5             | 1.7               | 2.4             | ns           |
| $t_{RCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  | 1.3              | 1.5             | 1.7             | 2.0               | 2.8             | ns           |
| $t_{RCKL}$  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  | 1.3              | 1.5             | 1.7             | 2.0               | 2.8             | ns           |
| $t_{RPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{RPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.7             | 1.9             | 2.2               | 3.0             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (Light Load)                               | 0.8              | 0.9             | 1.0             | 1.2               | 1.7             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (50% Load)                                 | 0.8              | 0.9             | 1.0             | 1.2               | 1.7             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (100% Load)                                | 1.0              | 1.1             | 1.3             | 1.5               | 2.1             | ns           |

**Note:** \*All -3 speed grades have been discontinued.

Table 2-28 • A54SX32A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>   | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|  |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| $t_{INYH}$   | Input Data Pad to Y High 5 V PCI | 0.7                         | 0.8             | 0.9             | 1.0               | 1.4             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V PCI  | 0.9                         | 1.1             | 1.2             | 1.4               | 1.9             | ns           |
| $t_{INYH}$   | Input Data Pad to Y High 5 V TTL | 0.9                         | 1.1             | 1.2             | 1.4               | 1.9             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V TTL  | 1.4                         | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| <b>Input Module Predicted Routing Delays<sup>3</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{IRD1}$   | FO = 1 Routing Delay             | 0.3                         | 0.3             | 0.3             | 0.4               | 0.6             | ns           |
| $t_{IRD2}$   | FO = 2 Routing Delay             | 0.4                         | 0.5             | 0.5             | 0.6               | 0.8             | ns           |
| $t_{IRD3}$   | FO = 3 Routing Delay             | 0.5                         | 0.6             | 0.7             | 0.8               | 1.1             | ns           |
| $t_{IRD4}$   | FO = 4 Routing Delay             | 0.7                         | 0.8             | 0.9             | 1                 | 1.4             | ns           |
| $t_{IRD8}$   | FO = 8 Routing Delay             | 1.2                         | 1.4             | 1.5             | 1.8               | 2.5             | ns           |
| $t_{IRD12}$  | FO = 12 Routing Delay            | 1.7                         | 2               | 2.2             | 2.6               | 3.6             | ns           |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-29 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                  | <b>Description</b>                                      | <b>-3 Speed*</b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |   | <b>Min.</b>      | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>Dedicated (Hardwired) Array Clock Networks</b> |   |                  |                 |                 |                   |                 |              |
| $t_{HCKH}$  | Input Low to High<br>(Pad to R-cell Input)              | 1.7              | 2.0             | 2.2             | 2.6               | 4.0             | ns           |
| $t_{HCKL}$  | Input High to Low<br>(Pad to R-cell Input)              | 1.7              | 2.0             | 2.2             | 2.6               | 4.0             | ns           |
| $t_{HPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{HPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{HCKSW}$                                       | Maximum Skew  | 0.6              | 0.6             | 0.7             | 0.8               | 1.3             | ns           |
| $t_{HP}$  | Minimum Period  | 2.8              | 3.2             | 3.6             | 4.2               | 5.8             | ns           |
| $f_{HMAX}$  | Maximum Frequency                                       | 357              | 313             | 278             | 238               | 172             | MHz          |
| <b>Routed Array Clock Networks</b>                |   |                  |                 |                 |                   |                 |              |
| $t_{RCKH}$  | Input Low to High (Light Load)<br>(Pad to R-cell Input) | 2.2              | 2.5             | 2.9             | 3.4               | 4.7             | ns           |
| $t_{RCKL}$  | Input High to Low (Light Load)<br>(Pad to R-cell Input) | 2.1              | 2.4             | 2.7             | 3.2               | 4.4             | ns           |
| $t_{RCKH}$  | Input Low to High (50% Load)<br>(Pad to R-cell Input)   | 2.4              | 2.7             | 3.1             | 3.6               | 5.1             | ns           |
| $t_{RCKL}$  | Input High to Low (50% Load)<br>(Pad to R-cell Input)   | 2.2              | 2.5             | 2.8             | 3.3               | 4.6             | ns           |
| $t_{RCKH}$  | Input Low to High (100% Load)<br>(Pad to R-cell Input)  | 2.5              | 2.9             | 3.2             | 3.8               | 5.3             | ns           |
| $t_{RCKL}$  | Input High to Low (100% Load)<br>(Pad to R-cell Input)  | 2.4              | 2.7             | 3.1             | 3.6               | 5.0             | ns           |
| $t_{RPWH}$  | Minimum Pulse Width High                                | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{RPWL}$  | Minimum Pulse Width Low                                 | 1.4              | 1.6             | 1.8             | 2.1               | 2.9             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (Light Load)                               | 1.0              | 1.1             | 1.3             | 1.5               | 2.1             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (50% Load)                                 | 0.9              | 1.0             | 1.2             | 1.4               | 1.9             | ns           |
| $t_{RCKSW}$                                       | Maximum Skew (100% Load)                                | 0.9              | 1.0             | 1.2             | 1.4               | 1.9             | ns           |

**Note:** \*All -3 speed grades have been discontinued.

Table 2-33 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                    | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>3.3 V PCI Output Module Timing<sup>2</sup></b>   |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$   | Data-to-Pad Low to High          | 1.9                         | 2.2             | 2.4             | 2.9               | 4.0             | ns           |
| $t_{DHL}$   | Data-to-Pad High to Low          | 2.0                         | 2.3             | 2.6             | 3.1               | 4.3             | ns           |
| $t_{ENZL}$  | Enable-to-Pad, Z to L            | 1.4                         | 1.7             | 1.9             | 2.2               | 3.1             | ns           |
| $t_{ENZH}$  | Enable-to-Pad, Z to H            | 1.9                         | 2.2             | 2.4             | 2.9               | 4.0             | ns           |
| $t_{ENLZ}$  | Enable-to-Pad, L to Z            | 2.5                         | 2.8             | 3.2             | 3.8               | 5.3             | ns           |
| $t_{ENHZ}$  | Enable-to-Pad, H to Z            | 2.0                         | 2.3             | 2.6             | 3.1               | 4.3             | ns           |
| $d_{TLH}^3$   | Delta Low to High                | 0.025                       | 0.03            | 0.03            | 0.04              | 0.045           | ns/pF        |
| $d_{THL}^3$   | Delta High to Low                | 0.015                       | 0.015           | 0.015           | 0.015             | 0.025           | ns/pF        |
| <b>3.3 V LVTTL Output Module Timing<sup>4</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$   | Data-to-Pad Low to High          | 2.6                         | 3.0             | 3.4             | 4.0               | 5.6             | ns           |
| $t_{DHL}$   | Data-to-Pad High to Low          | 2.6                         | 3.0             | 3.3             | 3.9               | 5.5             | ns           |
| $t_{DHLS}$  | Data-to-Pad High to Low—low slew | 9.0                         | 10.4            | 11.8            | 13.8              | 19.3            | ns           |
| $t_{ENZL}$  | Enable-to-Pad, Z to L            | 2.2                         | 2.6             | 2.9             | 3.4               | 4.8             | ns           |
| $t_{ENZLS}$   | Enable-to-Pad, Z to L—low slew   | 15.8                        | 18.9            | 21.3            | 25.4              | 34.9            | ns           |
| $t_{ENZH}$  | Enable-to-Pad, Z to H            | 2.6                         | 3.0             | 3.4             | 4.0               | 5.6             | ns           |
| $t_{ENLZ}$  | Enable-to-Pad, L to Z            | 2.9                         | 3.3             | 3.7             | 4.4               | 6.2             | ns           |
| $t_{ENHZ}$  | Enable-to-Pad, H to Z            | 2.6                         | 3.0             | 3.3             | 3.9               | 5.5             | ns           |
| $d_{TLH}^3$   | Delta Low to High                | 0.025                       | 0.03            | 0.03            | 0.04              | 0.045           | ns/pF        |
| $d_{THL}^3$   | Delta High to Low                | 0.015                       | 0.015           | 0.015           | 0.015             | 0.025           | ns/pF        |
| $d_{THLS}^3$  | Delta High to Low—low slew       | 0.053                       | 0.053           | 0.067           | 0.073             | 0.107           | ns/pF        |

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-35 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                             | <b>Description</b>                     | <b>-3 Speed<sup>1</sup></b> |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |    |
|--|--|-----------------------------|-------------|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|----|
|  |  | <b>Min.</b>                 | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>       | <b>Max.</b>     |              |    |
| <b>C-Cell Propagation Delays<sup>2</sup></b> |  |                             |             |                 |             |                 |             |                   |                 |              |    |
| $t_{PD}$                                     | Internal Array Module                  | 1.0                         |             | 1.1             |             | 1.3             |             | 1.5               |                 | 2.0          | ns |
| <b>Predicted Routing Delays<sup>3</sup></b>  |  |                             |             |                 |             |                 |             |                   |                 |              |    |
| $t_{DC}$                                     | FO = 1 Routing Delay, Direct Connect   | 0.1                         |             | 0.1             |             | 0.1             |             | 0.1               |                 | ns           |    |
| $t_{FC}$                                     | FO = 1 Routing Delay, Fast Connect     | 0.3                         |             | 0.3             |             | 0.3             |             | 0.4               |                 | 0.6          | ns |
| $t_{RD1}$                                    | FO = 1 Routing Delay                   | 0.3                         |             | 0.3             |             | 0.4             |             | 0.5               |                 | 0.7          | ns |
| $t_{RD2}$                                    | FO = 2 Routing Delay                   | 0.4                         |             | 0.5             |             | 0.6             |             | 0.7               |                 | 1            | ns |
| $t_{RD3}$                                    | FO = 3 Routing Delay                   | 0.5                         |             | 0.7             |             | 0.8             |             | 0.9               |                 | 1.3          | ns |
| $t_{RD4}$                                    | FO = 4 Routing Delay                   | 0.7                         |             | 0.9             |             | 1               |             | 1.1               |                 | 1.5          | ns |
| $t_{RD8}$                                    | FO = 8 Routing Delay                   | 1.2                         |             | 1.5             |             | 1.7             |             | 2.1               |                 | 2.9          | ns |
| $t_{RD12}$                                   | FO = 12 Routing Delay                  | 1.7                         |             | 2.2             |             | 2.5             |             | 3                 |                 | 4.2          | ns |
| <b>R-Cell Timing</b>                         |  |                             |             |                 |             |                 |             |                   |                 |              |    |
| $t_{RCO}$                                    | Sequential Clock-to-Q                  | 0.7                         |             | 0.8             |             | 0.9             |             | 1.1               |                 | 1.5          | ns |
| $t_{CLR}$                                    | Asynchronous Clear-to-Q                | 0.6                         |             | 0.7             |             | 0.7             |             | 0.9               |                 | 1.2          | ns |
| $t_{PRESET}$                                 | Asynchronous Preset-to-Q               | 0.7                         |             | 0.8             |             | 0.8             |             | 1.0               |                 | 1.4          | ns |
| $t_{SUD}$                                    | Flip-Flop Data Input Set-Up            | 0.7                         |             | 0.8             |             | 0.9             |             | 1.0               |                 | 1.4          | ns |
| $t_{HD}$                                     | Flip-Flop Data Input Hold              | 0.0                         |             | 0.0             |             | 0.0             |             | 0.0               |                 | 0.0          | ns |
| $t_{WASYN}$                                  | Asynchronous Pulse Width               | 1.3                         |             | 1.5             |             | 1.7             |             | 2.0               |                 | 2.8          | ns |
| $t_{RECASYN}$                                | Asynchronous Recovery Time             | 0.3                         |             | 0.4             |             | 0.4             |             | 0.5               |                 | 0.7          | ns |
| $t_{HASYN}$                                  | Asynchronous Hold Time                 | 0.3                         |             | 0.3             |             | 0.3             |             | 0.4               |                 | 0.6          | ns |
| $t_{MPW}$                                    | Clock Minimum Pulse Width              | 1.5                         |             | 1.7             |             | 2.0             |             | 2.3               |                 | 3.2          | ns |
| <b>Input Module Propagation Delays</b>       |  |                             |             |                 |             |                 |             |                   |                 |              |    |
| $t_{INYH}$                                   | Input Data Pad to Y High 2.5 V LVC MOS | 0.6                         |             | 0.7             |             | 0.8             |             | 0.9               |                 | 1.3          | ns |
| $t_{INYL}$                                   | Input Data Pad to Y Low 2.5 V LVC MOS  | 0.8                         |             | 1.0             |             | 1.1             |             | 1.3               |                 | 1.7          | ns |
| $t_{INYH}$                                   | Input Data Pad to Y High 3.3 V PCI     | 0.6                         |             | 0.7             |             | 0.7             |             | 0.9               |                 | 1.2          | ns |
| $t_{INYL}$                                   | Input Data Pad to Y Low 3.3 V PCI      | 0.7                         |             | 0.8             |             | 0.9             |             | 1.0               |                 | 1.4          | ns |
| $t_{INYH}$                                   | Input Data Pad to Y High 3.3 V LV TTL  | 0.7                         |             | 0.7             |             | 0.8             |             | 1.0               |                 | 1.4          | ns |
| $t_{INYL}$                                   | Input Data Pad to Y Low 3.3 V LV TTL   | 1.0                         |             | 1.2             |             | 1.3             |             | 1.5               |                 | 2.1          | ns |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-35 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>   | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|--|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|  |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| $t_{INYH}$   | Input Data Pad to Y High 5 V PCI | 0.5                         | 0.6             | 0.7             | 0.8               | 1.1             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V PCI  | 0.8                         | 0.9             | 1.0             | 1.2               | 1.6             | ns           |
| $t_{INYH}$   | Input Data Pad to Y High 5 V TTL | 0.7                         | 0.8             | 0.9             | 1.0               | 1.4             | ns           |
| $t_{INYL}$   | Input Data Pad to Y Low 5 V TTL  | 0.9                         | 1.1             | 1.2             | 1.4               | 1.9             | ns           |
| <b>Input Module Predicted Routing Delays<sup>3</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{IRD1}$   | FO = 1 Routing Delay             | 0.3                         | 0.3             | 0.4             | 0.5               | 0.7             | ns           |
| $t_{IRD2}$   | FO = 2 Routing Delay             | 0.4                         | 0.5             | 0.6             | 0.7               | 1               | ns           |
| $t_{IRD3}$   | FO = 3 Routing Delay             | 0.5                         | 0.7             | 0.8             | 0.9               | 1.3             | ns           |
| $t_{IRD4}$   | FO = 4 Routing Delay             | 0.7                         | 0.9             | 1               | 1.1               | 1.5             | ns           |
| $t_{IRD8}$   | FO = 8 Routing Delay             | 1.2                         | 1.5             | 1.7             | 2.1               | 2.9             | ns           |
| $t_{IRD12}$  | FO = 12 Routing Delay            | 1.7                         | 2.2             | 2.5             | 3                 | 4.2             | ns           |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-40 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                    | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>3.3 V PCI Output Module Timing<sup>2</sup></b>   |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$   | Data-to-Pad Low to High          | 2.3                         | 2.7             | 3.0             | 3.6               | 5.0             | ns           |
| $t_{DHL}$   | Data-to-Pad High to Low          | 2.5                         | 2.9             | 3.2             | 3.8               | 5.3             | ns           |
| $t_{ENZL}$  | Enable-to-Pad, Z to L            | 1.4                         | 1.7             | 1.9             | 2.2               | 3.1             | ns           |
| $t_{ENZH}$  | Enable-to-Pad, Z to H            | 2.3                         | 2.7             | 3.0             | 3.6               | 5.0             | ns           |
| $t_{ENLZ}$  | Enable-to-Pad, L to Z            | 2.5                         | 2.8             | 3.2             | 3.8               | 5.3             | ns           |
| $t_{ENHZ}$  | Enable-to-Pad, H to Z            | 2.5                         | 2.9             | 3.2             | 3.8               | 5.3             | ns           |
| $d_{TLH}^3$   | Delta Low to High                | 0.025                       | 0.03            | 0.03            | 0.04              | 0.045           | ns/pF        |
| $d_{THL}^3$   | Delta High to Low                | 0.015                       | 0.015           | 0.015           | 0.015             | 0.025           | ns/pF        |
| <b>3.3 V LVTTL Output Module Timing<sup>4</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$   | Data-to-Pad Low to High          | 3.2                         | 3.7             | 4.2             | 5.0               | 6.9             | ns           |
| $t_{DHL}$   | Data-to-Pad High to Low          | 3.2                         | 3.7             | 4.2             | 4.9               | 6.9             | ns           |
| $t_{DHLS}$  | Data-to-Pad High to Low—low slew | 10.3                        | 11.9            | 13.5            | 15.8              | 22.2            | ns           |
| $t_{ENZL}$  | Enable-to-Pad, Z to L            | 2.2                         | 2.6             | 2.9             | 3.4               | 4.8             | ns           |
| $t_{ENZLS}$   | Enable-to-Pad, Z to L—low slew   | 15.8                        | 18.9            | 21.3            | 25.4              | 34.9            | ns           |
| $t_{ENZH}$  | Enable-to-Pad, Z to H            | 3.2                         | 3.7             | 4.2             | 5.0               | 6.9             | ns           |
| $t_{ENLZ}$  | Enable-to-Pad, L to Z            | 2.9                         | 3.3             | 3.7             | 4.4               | 6.2             | ns           |
| $t_{ENHZ}$  | Enable-to-Pad, H to Z            | 3.2                         | 3.7             | 4.2             | 4.9               | 6.9             | ns           |
| $d_{TLH}^3$   | Delta Low to High                | 0.025                       | 0.03            | 0.03            | 0.04              | 0.045           | ns/pF        |
| $d_{THL}^3$   | Delta High to Low                | 0.015                       | 0.015           | 0.015           | 0.015             | 0.025           | ns/pF        |
| $d_{THLS}^3$  | Delta High to Low—low slew       | 0.053                       | 0.053           | 0.067           | 0.073             | 0.107           | ns/pF        |

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-41 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| <b>Parameter</b>                                | <b>Description</b>               | <b>-3 Speed<sup>1</sup></b> | <b>-2 Speed</b> | <b>-1 Speed</b> | <b>Std. Speed</b> | <b>-F Speed</b> | <b>Units</b> |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
|   |                                  | <b>Min.</b>                 | <b>Max.</b>     | <b>Min.</b>     | <b>Max.</b>       | <b>Min.</b>     |              |
| <b>5 V PCI Output Module Timing<sup>2</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$                                       | Data-to-Pad Low to High          | 2.7                         | 3.1             | 3.5             | 4.1               | 5.7             | ns           |
| $t_{DHL}$                                       | Data-to-Pad High to Low          | 3.4                         | 3.9             | 4.4             | 5.1               | 7.2             | ns           |
| $t_{ENZL}$                                      | Enable-to-Pad, Z to L            | 1.3                         | 1.5             | 1.7             | 2.0               | 2.8             | ns           |
| $t_{ENZH}$                                      | Enable-to-Pad, Z to H            | 2.7                         | 3.1             | 3.5             | 4.1               | 5.7             | ns           |
| $t_{ENLZ}$                                      | Enable-to-Pad, L to Z            | 3.0                         | 3.5             | 3.9             | 4.6               | 6.4             | ns           |
| $t_{ENHZ}$                                      | Enable-to-Pad, H to Z            | 3.4                         | 3.9             | 4.4             | 5.1               | 7.2             | ns           |
| $d_{TLH}^3$                                     | Delta Low to High                | 0.016                       | 0.016           | 0.02            | 0.022             | 0.032           | ns/pF        |
| $d_{THL}^3$                                     | Delta High to Low                | 0.026                       | 0.03            | 0.032           | 0.04              | 0.052           | ns/pF        |
| <b>5 V TTL Output Module Timing<sup>4</sup></b> |                                  |                             |                 |                 |                   |                 |              |
| $t_{DLH}$                                       | Data-to-Pad Low to High          | 2.4                         | 2.8             | 3.1             | 3.7               | 5.1             | ns           |
| $t_{DHL}$                                       | Data-to-Pad High to Low          | 3.1                         | 3.5             | 4.0             | 4.7               | 6.6             | ns           |
| $t_{DHLS}$                                      | Data-to-Pad High to Low—low slew | 7.4                         | 8.5             | 9.7             | 11.4              | 15.9            | ns           |
| $t_{ENZL}$                                      | Enable-to-Pad, Z to L            | 2.1                         | 2.4             | 2.7             | 3.2               | 4.5             | ns           |
| $t_{ENZLS}$                                     | Enable-to-Pad, Z to L—low slew   | 7.4                         | 8.4             | 9.5             | 11.0              | 15.4            | ns           |
| $t_{ENZH}$                                      | Enable-to-Pad, Z to H            | 2.4                         | 2.8             | 3.1             | 3.7               | 5.1             | ns           |
| $t_{ENLZ}$                                      | Enable-to-Pad, L to Z            | 3.6                         | 4.2             | 4.7             | 5.6               | 7.8             | ns           |
| $t_{ENHZ}$                                      | Enable-to-Pad, H to Z            | 3.1                         | 3.5             | 4.0             | 4.7               | 6.6             | ns           |
| $d_{TLH}^3$                                     | Delta Low to High                | 0.014                       | 0.017           | 0.017           | 0.023             | 0.031           | ns/pF        |
| $d_{THL}^3$                                     | Delta High to Low                | 0.023                       | 0.029           | 0.031           | 0.037             | 0.051           | ns/pF        |
| $d_{THLS}^3$                                    | Delta High to Low—low slew       | 0.043                       | 0.046           | 0.057           | 0.066             | 0.089           | ns/pF        |

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  


$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

| 100-TQFP   |                   |                   |                   |
|------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| 71         | I/O               | I/O               | I/O               |
| 72         | I/O               | I/O               | I/O               |
| 73         | I/O               | I/O               | I/O               |
| 74         | I/O               | I/O               | I/O               |
| 75         | I/O               | I/O               | I/O               |
| 76         | I/O               | I/O               | I/O               |
| 77         | I/O               | I/O               | I/O               |
| 78         | I/O               | I/O               | I/O               |
| 79         | I/O               | I/O               | I/O               |
| 80         | I/O               | I/O               | I/O               |
| 81         | I/O               | I/O               | I/O               |
| 82         | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 83         | I/O               | I/O               | I/O               |
| 84         | I/O               | I/O               | I/O               |
| 85         | I/O               | I/O               | I/O               |
| 86         | I/O               | I/O               | I/O               |
| 87         | CLKA              | CLKA              | CLKA              |
| 88         | CLKB              | CLKB              | CLKB              |
| 89         | NC                | NC                | NC                |
| 90         | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 91         | GND               | GND               | GND               |
| 92         | PRA, I/O          | PRA, I/O          | PRA, I/O          |
| 93         | I/O               | I/O               | I/O               |
| 94         | I/O               | I/O               | I/O               |
| 95         | I/O               | I/O               | I/O               |
| 96         | I/O               | I/O               | I/O               |
| 97         | I/O               | I/O               | I/O               |
| 98         | I/O               | I/O               | I/O               |
| 99         | I/O               | I/O               | I/O               |
| 100        | TCK, I/O          | TCK, I/O          | TCK, I/O          |

## 144-Pin TQFP

---



---

Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

| <b>144-Pin TQFP</b> |                          |                          |                          |
|---------------------|--------------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX08A Function</b> | <b>A54SX16A Function</b> | <b>A54SX32A Function</b> |
| 1                   | GND                      | GND                      | GND                      |
| 2                   | TDI, I/O                 | TDI, I/O                 | TDI, I/O                 |
| 3                   | I/O                      | I/O                      | I/O                      |
| 4                   | I/O                      | I/O                      | I/O                      |
| 5                   | I/O                      | I/O                      | I/O                      |
| 6                   | I/O                      | I/O                      | I/O                      |
| 7                   | I/O                      | I/O                      | I/O                      |
| 8                   | I/O                      | I/O                      | I/O                      |
| 9                   | TMS                      | TMS                      | TMS                      |
| 10                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 11                  | GND                      | GND                      | GND                      |
| 12                  | I/O                      | I/O                      | I/O                      |
| 13                  | I/O                      | I/O                      | I/O                      |
| 14                  | I/O                      | I/O                      | I/O                      |
| 15                  | I/O                      | I/O                      | I/O                      |
| 16                  | I/O                      | I/O                      | I/O                      |
| 17                  | I/O                      | I/O                      | I/O                      |
| 18                  | I/O                      | I/O                      | I/O                      |
| 19                  | NC                       | NC                       | NC                       |
| 20                  | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| 21                  | I/O                      | I/O                      | I/O                      |
| 22                  | TRST, I/O                | TRST, I/O                | TRST, I/O                |
| 23                  | I/O                      | I/O                      | I/O                      |
| 24                  | I/O                      | I/O                      | I/O                      |
| 25                  | I/O                      | I/O                      | I/O                      |
| 26                  | I/O                      | I/O                      | I/O                      |
| 27                  | I/O                      | I/O                      | I/O                      |
| 28                  | GND                      | GND                      | GND                      |
| 29                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 30                  | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| 31                  | I/O                      | I/O                      | I/O                      |
| 32                  | I/O                      | I/O                      | I/O                      |
| 33                  | I/O                      | I/O                      | I/O                      |
| 34                  | I/O                      | I/O                      | I/O                      |
| 35                  | I/O                      | I/O                      | I/O                      |
| 36                  | GND                      | GND                      | GND                      |
| 37                  | I/O                      | I/O                      | I/O                      |

| <b>144-Pin TQFP</b> |                          |                          |                          |
|---------------------|--------------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX08A Function</b> | <b>A54SX16A Function</b> | <b>A54SX32A Function</b> |
| 38                  | I/O                      | I/O                      | I/O                      |
| 39                  | I/O                      | I/O                      | I/O                      |
| 40                  | I/O                      | I/O                      | I/O                      |
| 41                  | I/O                      | I/O                      | I/O                      |
| 42                  | I/O                      | I/O                      | I/O                      |
| 43                  | I/O                      | I/O                      | I/O                      |
| 44                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 45                  | I/O                      | I/O                      | I/O                      |
| 46                  | I/O                      | I/O                      | I/O                      |
| 47                  | I/O                      | I/O                      | I/O                      |
| 48                  | I/O                      | I/O                      | I/O                      |
| 49                  | I/O                      | I/O                      | I/O                      |
| 50                  | I/O                      | I/O                      | I/O                      |
| 51                  | I/O                      | I/O                      | I/O                      |
| 52                  | I/O                      | I/O                      | I/O                      |
| 53                  | I/O                      | I/O                      | I/O                      |
| 54                  | PRB, I/O                 | PRB, I/O                 | PRB, I/O                 |
| 55                  | I/O                      | I/O                      | I/O                      |
| 56                  | V <sub>CCA</sub>         | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| 57                  | GND                      | GND                      | GND                      |
| 58                  | NC                       | NC                       | NC                       |
| 59                  | I/O                      | I/O                      | I/O                      |
| 60                  | HCLK                     | HCLK                     | HCLK                     |
| 61                  | I/O                      | I/O                      | I/O                      |
| 62                  | I/O                      | I/O                      | I/O                      |
| 63                  | I/O                      | I/O                      | I/O                      |
| 64                  | I/O                      | I/O                      | I/O                      |
| 65                  | I/O                      | I/O                      | I/O                      |
| 66                  | I/O                      | I/O                      | I/O                      |
| 67                  | I/O                      | I/O                      | I/O                      |
| 68                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| 69                  | I/O                      | I/O                      | I/O                      |
| 70                  | I/O                      | I/O                      | I/O                      |
| 71                  | TDO, I/O                 | TDO, I/O                 | TDO, I/O                 |
| 72                  | I/O                      | I/O                      | I/O                      |
| 73                  | GND                      | GND                      | GND                      |
| 74                  | I/O                      | I/O                      | I/O                      |

| <b>176-Pin TQFP</b> |                          |
|---------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> |
| 145                 | I/O                      |
| 146                 | I/O                      |
| 147                 | I/O                      |
| 148                 | I/O                      |
| 149                 | I/O                      |
| 150                 | I/O                      |
| 151                 | I/O                      |
| 152                 | CLKA                     |
| 153                 | CLKB                     |
| 154                 | NC                       |
| 155                 | GND                      |
| 156                 | V <sub>CCA</sub>         |
| 157                 | PRA, I/O                 |
| 158                 | I/O                      |
| 159                 | I/O                      |
| 160                 | I/O                      |
| 161                 | I/O                      |
| 162                 | I/O                      |
| 163                 | I/O                      |
| 164                 | I/O                      |
| 165                 | I/O                      |
| 166                 | I/O                      |
| 167                 | I/O                      |
| 168                 | I/O                      |
| 169                 | V <sub>CCI</sub>         |
| 170                 | I/O                      |
| 171                 | I/O                      |
| 172                 | I/O                      |
| 173                 | I/O                      |
| 174                 | I/O                      |
| 175                 | I/O                      |
| 176                 | TCK, I/O                 |

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| <b>Previous Version</b> | <b>Changes in Current Version (v5.3)</b>   | <b>Page</b>  |
|-------------------------|--|--|
| v5.2<br>(June 2006)     | –3 speed grades have been discontinued.<br>The "SX-A Timing Model" was updated with –2 data.   | N/A<br>2-14  |
| v5.1<br>February 2005   | RoHS information was added to the "Ordering Information".<br>The "Programming" section was updated.  | ii<br>1-13   |
| v5.0                    | Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.<br>The "Thermal Characteristics" section was updated.<br>The "176-Pin TQFP" was updated to add pins 81 to 90.<br>The "484-Pin FBGA" was updated to add pins R4 to Y26  | i<br>2-11<br>3-11<br>3-26  |
| v4.0                    | The "Temperature Grade Offering" is new.<br>The "Speed Grade and Temperature Grade Matrix" is new.<br>"SX-A Family Architecture" was updated.<br>"Clock Resources" was updated.<br>"User Security" was updated.<br>"Power-Up/Down and Hot Swapping" was updated.<br>"Dedicated Mode" is new<br>Table 1-5 is new.<br>"JTAG Instructions" is new<br>"Design Considerations" was updated.<br>The "Programming" section is new.<br>"Design Environment" was updated.<br>"Pin Description" was updated.<br>Table 2-1 was updated.<br>Table 2-2 was updated.<br>Table 2-3 is new.<br>Table 2-4 is new.<br>Table 2-5 was updated.<br>Table 2-6 was updated.<br>"Power Dissipation" is new.<br>Table 2-11 was updated. | 1-iii<br>1-iii<br>1-1<br>1-5<br>1-7<br>1-7<br>1-9<br>1-9<br>1-10<br>1-12<br>1-13<br>1-13<br>1-15<br>2-1<br>2-1<br>2-1<br>2-1<br>2-2<br>2-2<br>2-8<br>2-9 |