

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XFI

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-2tqg144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



### Notes:

1. For more information about the CQFP package options, refer to the HiRel SX-A datasheet.

2. All –3 speed grades have been discontinued.

# **Device Resources**

	User I/Os (Including Clock Buffers)										
Device	208-Pin PQFP	100-Pin TQFP	144-Pin TQFP	176-Pin TQFP	329-Pin PBGA	144-Pin FBGA	256-Pin FBGA	484-Pin FBGA			
A54SX08A	130	81	113	-	-	111	-	-			
A54SX16A	175	81	113	-	-	111	180	-			
A54SX32A	174	81	113	147	249	111	203	249			
A54SX72A	171	-	-	-	-	_	203	360			

**Notes:** Package Definitions: PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array



## **Clock Resources**

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

#### Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4



#### Figure 1-7 • SX-A HCLK Clock Buffer



### Figure 1-8 • SX-A Routed Clock Buffer

# **JTAG Instructions**

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 •	JTAG	Instruction	Code
-------------	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

### Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4
		1	А, В	40B4, 42B4
A54SX16A	0.22 µ	0	9	4088, 4288
		1	В	4088, 4288
	0.25 µ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 µ	1	В	22BD
A54SX72A	0.22 µ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 µ	1	В	22B2



# **Design Environment**

The SX-A family of FPGAs is fully supported by both Actel Libero<sup>®</sup> Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify<sup>®</sup> for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD<sup>™</sup>, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

# Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.



Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

### Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

 $I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for  $V_{CCI} > V_{OUT} > 3.1V$   $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < V<sub>OUT</sub> < 0.71V

EQ 2-2

#### Table 2-9 • DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		2.25	2.75	V
V <sub>CCI</sub>	Supply Voltage for I/Os		3.0	3.6	V
V <sub>IH</sub>	Input High Voltage		0.5V <sub>CCI</sub>	V <sub>CCI</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.3V <sub>CCI</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CCI</sub>	-	V
IIL	Input Leakage Current <sup>2</sup>	0 < V <sub>IN</sub> < V <sub>CCI</sub>	-10	+10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CCI</sub>	-	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 1,500 μA		0.1V <sub>CCI</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>		-	10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF

EQ 2-1

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).





Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

## Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

 $I_{OH} = (98.0/V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$ 

for 0.7  $V_{CCI} < V_{OUT} < V_{CCI}$ 

 $I_{OL} = (256/V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$  for 0V < V<sub>OUT</sub> < 0.18 V<sub>CCI</sub>

EQ 2-3

EQ 2-4

## **Power Dissipation**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Dissipation**

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

## **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

## **AC Power Dissipation**

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$ 

EQ 2-8

# **Thermal Characteristics**

# Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

 $\theta_{JA} = \frac{T_J - T_A}{P}$  EQ 2-9  $\theta_{JA} = \frac{T_C - T_A}{P}$ 

EQ 2-10

### Where:

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- T<sub>J</sub> = Junction temperature
- $T_A$  = Ambient temperature
- $T_{C}$  = Ambient temperature
- P = total power dissipated by the device

### Table 2-12 • Package Thermal Characteristics

			ALB			
Package Type	Pin Count	οι <sup>θ</sup>	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

# Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power = 
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

# Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

# **Calculation for Heat Sink**

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$$T_{J} = 110^{\circ}C$$
  
 $T_{A} = 70^{\circ}C$ 

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$  $\theta_{JC} = 3.2^{\circ}C/W$ 

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13

# **Input Buffer Delays**



t INY **C-Cell Delays** 



Figure 2-6 • Input Buffer Delays

GND

Figure 2-7 • C-Cell Delays

# **Cell Timing Characteristics**

t<sub>INY</sub>



Figure 2-8 • Flip-Flops

### Table 2-21 A54SX16A Timing Characteristics (Continued)

-		
(Moust Case Commonsial Conditions	V 225V	
(worst-case commercial conditions	. VccA = 2.23 V	$V_{CC} = 3.0 V_{c} = 1 = 70^{\circ} C_{c}$
·····	- CCA	,

		-3 Sp	beed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		0.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-33 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> =	= 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	---------------------------------

		-3 Speed <sup>1</sup>	-2 Speed	–1 Speed	Std. Speed	-F Speed	
Parameter	Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>		•	•			
t <sub>DLH</sub>	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>			•	•		
t <sub>DLH</sub>	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

## Table 2-34 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CC}$	<sub>Cl</sub> = 4.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	----------------------------	--

		-3 Speed <sup>1</sup>	-2 Spe	ed	–1 Speed	k	Std. S	Speed	–F S	peed	
Parameter	Description	Min. Max.	Min. M	lax.	Min. Ma	х.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>										
t <sub>DLH</sub>	Data-to-Pad Low to High	2.1	2	2.4	2.8	3		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.8	3	3.2	3.6	5		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	1.3	1	1.5	1.7	7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.1	2	2.4	2.8	3		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	3.0	3	3.5	3.9	9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.8	3	3.2	3.6	5		4.2		5.9	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.016	0.	016	0.0	2		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.026	0	.03	0.03	32		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>										
t <sub>DLH</sub>	Data-to-Pad Low to High	1.9	2	2.2	2.5	5		2.9		4.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.5	Ź	2.9	3.3	3		3.9		5.4	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	6.6	7	7.6	8.6	5		10.1		14.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.1	2	2.4	2.7	7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew	7.4	8	8.4	9.5	5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	1.9	2	2.2	2.!	5		2.9		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	3.6	2	4.2	4.7	7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.5	Ź	2.9	3.3	3		3.9		5.4	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.014	0.	017	0.0	17		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.023	0.	029	0.03	31		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew	0.043	0.	046	0.0	57		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

### Table 2-41 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 V, V_{CCI}$	= 4.75 V, T <sub>J</sub> = 70°C)
----------------------------------	-----------------------------	----------------------------------

		–3 Sp	eed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.7		3.1		3.5		4.1		5.7	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.4		3.9		4.4		5.1		7.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.7		3.1		3.5		4.1		5.7	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.4		3.9		4.4		5.1		7.2	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.1		3.7		5.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.1		3.5		4.0		4.7		6.6	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		7.4		8.5		9.7		11.4		15.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.1		3.7		5.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.1		3.5		4.0		4.7		6.6	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

# 144-Pin TQFP



Figure 3-3 • 144-Pin TQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

176-P	in TQFP	176-P	in TQFP	176-Pin TQFP		176-P	in TQFP
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function
1	GND	37	I/O	73	I/O	109	V <sub>CCA</sub>
2	TDI, I/O	38	I/O	74	I/O	110	GND
3	I/O	39	I/O	75	I/O	111	I/O
4	I/O	40	I/O	76	I/O	112	I/O
5	I/O	41	I/O	77	I/O	113	I/O
6	I/O	42	I/O	78	I/O	114	I/O
7	I/O	43	I/O	79	I/O	115	I/O
8	I/O	44	GND	80	I/O	116	I/O
9	I/O	45	I/O	81	I/O	117	I/O
10	TMS	46	I/O	82	V <sub>CCI</sub>	118	I/O
11	V <sub>CCI</sub>	47	I/O	83	I/O	119	I/O
12	I/O	48	I/O	84	I/O	120	I/O
13	I/O	49	I/O	85	I/O	121	I/O
14	I/O	50	I/O	86	I/O	122	V <sub>CCA</sub>
15	I/O	51	I/O	87	TDO, I/O	123	GND
16	I/O	52	V <sub>CCI</sub>	88	I/O	124	V <sub>CCI</sub>
17	I/O	53	I/O	89	GND	125	I/O
18	I/O	54	I/O	90	I/O	126	I/O
19	I/O	55	I/O	91	I/O	127	I/O
20	I/O	56	I/O	92	I/O	128	I/O
21	GND	57	I/O	93	I/O	129	I/O
22	V <sub>CCA</sub>	58	I/O	94	I/O	130	I/O
23	GND	59	I/O	95	I/O	131	I/O
24	I/O	60	I/O	96	I/O	132	I/O
25	TRST, I/O	61	I/O	97	I/O	133	GND
26	I/O	62	I/O	98	V <sub>CCA</sub>	134	I/O
27	I/O	63	I/O	99	V <sub>CCI</sub>	135	I/O
28	I/O	64	PRB, I/O	100	I/O	136	I/O
29	I/O	65	GND	101	I/O	137	I/O
30	I/O	66	V <sub>CCA</sub>	102	I/O	138	I/O
31	I/O	67	NC	103	I/O	139	I/O
32	V <sub>CCI</sub>	68	I/O	104	I/O	140	V <sub>CCI</sub>
33	V <sub>CCA</sub>	69	HCLK	105	I/O	141	I/O
34	I/O	70	I/O	106	I/O	142	I/O
35	I/O	71	I/O	107	I/O	143	I/O
36	I/O	72	I/O	108	GND	144	I/O



# 256-Pin FBGA



Figure 3-7 • 256-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



256-Pin FBGA				
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	
P15	I/O	I/O	I/O	
P16	I/O	I/O	I/O	
R1	I/O	I/O	I/O	
R2	GND	GND	GND	
R3	I/O	I/O	I/O	
R4	NC	I/O	I/O	
R5	I/O	I/O	I/O	
R6	I/O	I/O	I/O	
R7	I/O	I/O	I/O	
R8	I/O	I/O	I/O	
R9	HCLK	HCLK	HCLK	
R10	I/O	I/O	QCLKB	
R11	I/O	I/O	I/O	
R12	I/O	I/O	I/O	
R13	I/O	I/O	I/O	
R14	I/O	I/O	I/O	
R15	GND	GND	GND	
R16	GND	GND	GND	
T1	GND	GND	GND	
T2	I/O	I/O	I/O	
Т3	I/O	I/O	I/O	
T4	NC	I/O	I/O	
T5	I/O	I/O	I/O	
T6	I/O	I/O	I/O	
Τ7	I/O	I/O	I/O	
Т8	I/O	I/O	I/O	
Т9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
T10	I/O	I/O	I/O	
T11	I/O	I/O	I/O	
T12	NC	I/O	I/O	
T13	I/O	I/O	I/O	
T14	I/O	I/O	I/O	
T15	TDO, I/O	TDO, I/O	TDO, I/O	
T16	GND	GND	GND	

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function	N	
AD18	I/O	I/O		
AD19	I/O	I/O		
AD20	I/O	I/O		
AD21	I/O	I/O		
AD22	I/O	I/O		
AD23	V <sub>CCI</sub>	V <sub>CCI</sub>		
AD24	NC*	I/O		
AD25	NC*	I/O		
AD26	NC*	I/O		
AE1	NC*	NC		
AE2	I/O	I/O		
AE3	NC*	I/O		
AE4	NC*	I/O		
AE5	NC*	I/O		
AE6	NC*	I/O		
AE7	I/O	I/O		
AE8	I/O	I/O		
AE9	I/O	I/O		
AE10	I/O	I/O		
AE11	NC*	I/O		
AE12	I/O	I/O		
AE13	I/O	I/O		
AE14	I/O	I/O		
AE15	NC*	I/O		
AE16	NC*	I/O		
AE17	I/O	I/O		
AE18	I/O	I/O		
AE19	I/O	I/O		
AE20	I/O	I/O		
AE21	NC*	I/O		
AE22	NC*	I/O		
AE23	NC*	I/O		
AE24	NC*	I/O		
AE25	NC*	NC		
AE26	NC*	NC		

484-Pin FBGA					
Pin Number	A54SX32A Function	A54SX72A Function			
AF1	NC*	NC			
AF2	NC*	NC			
AF3	NC	I/O			
AF4	NC*	I/O			
AF5	NC*	I/O			
AF6	NC*	I/O			
AF7	I/O	I/O			
AF8	I/O	I/O			
AF9	I/O	I/O			
AF10	I/O	I/O			
AF11	NC*	I/O			
AF12	NC*	NC			
AF13	HCLK	HCLK			
AF14	I/O	QCLKB			
AF15	NC*	I/O			
AF16	NC*	I/O			
AF17	I/O	I/O			
AF18	I/O	I/O			
AF19	I/O	I/O			
AF20	NC*	I/O			
AF21	NC*	I/O			
AF22	NC*	I/O			
AF23	NC*	I/O			
AF24	NC*	I/O			
AF25	NC*	NC			
AF26	NC*	NC			
B1	NC*	NC			
B2	NC*	NC			
B3	NC*	I/O			
B4	NC*	I/O			
B5	NC*	I/O			
B6	I/O	I/O			
B7	I/O	I/O			
B8	I/O	I/O			
B9	I/O	I/O			

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
B10	I/O	I/O		
B11	NC*	I/O		
B12	NC*	I/O		
B13	V <sub>CCI</sub>	V <sub>CCI</sub>		
B14	CLKA	CLKA		
B15	NC*	I/O		
B16	NC*	I/O		
B17	I/O	I/O		
B18	V <sub>CCI</sub>	V <sub>CCI</sub>		
B19	I/O	I/O		
B20	I/O	I/O		
B21	NC*	I/O		
B22	NC*	I/O		
B23	NC*	I/O		
B24	NC*	I/O		
B25	I/O	I/O		
B26	NC*	NC		
C1	NC*	I/O		
C2	NC*	I/O		
C3	NC*	I/O		
C4	NC*	I/O		
C5	I/O	I/O		
C6	V <sub>CCI</sub>	V <sub>CCI</sub>		
C7	I/O	I/O		
C8	I/O	I/O		
C9	V <sub>CCI</sub>	V <sub>CCI</sub>		
C10	I/O	I/O		
C11	I/O	I/O		
C12	I/O	I/O		
C13	PRA, I/O	PRA, I/O		
C14	I/O	I/O		
C15	I/O	QCLKD		
C16	I/O	I/O		
C17	I/O	I/O		
C18	I/O	I/O		

*Note:* \*These pins must be left floating on the A54SX32A device.

	Actel	
SX-A Fa	amily FPGAs	

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
T3	I/O	I/O	
T4	I/O	I/O	
T5	I/O	I/O	
T10	GND	GND	
T11	GND	GND	
T12	GND	GND	
T13	GND	GND	
T14	GND	GND	
T15	GND	GND	
T16	GND	GND	
T17	GND	GND	
T22	I/O	I/O	
T23	I/O	I/O	
T24	I/O	I/O	
T25	NC*	I/O	
T26	NC*	I/O	
U1	I/O	I/O	
U2	V <sub>CCI</sub>	V <sub>CCI</sub>	
U3	I/O	I/O	
U4	I/O	I/O	
U5	I/O	I/O	
U10	GND	GND	
U11	GND	GND	
U12	GND	GND	
U13	GND	GND	
U14	GND	GND	
U15	GND	GND	
U16	GND	GND	
U17	GND	GND	
U22	I/O	I/O	
U23	I/O	I/O	
U24	I/O	I/O	
U25	V <sub>CCI</sub>	V <sub>CCI</sub>	
U26	I/O	I/O	
V1	NC*	I/O	

484-Pin FBGA					
Pin Number	A54SX32A Function	A54SX72A Function			
V2	NC*	I/O			
V3	I/O	I/O			
V4	I/O	I/O			
V5	I/O	I/O			
V22	V <sub>CCA</sub>	V <sub>CCA</sub>			
V23	I/O	I/O			
V24	I/O	I/O			
V25	NC*	I/O			
V26	NC*	I/O			
W1	I/O	I/O			
W2	I/O	I/O			
W3	I/O	I/O			
W4	I/O	I/O			
W5	I/O	I/O			
W22	I/O	I/O			
W23	V <sub>CCA</sub>	V <sub>CCA</sub>			
W24	I/O	I/O			
W25	NC*	I/O			
W26	NC*	I/O			
Y1	NC*	I/O			
Y2	NC*	I/O			
Y3	I/O	I/O			
Y4	I/O	I/O			
Y5	NC*	I/O			
Y22	I/O	I/O			
Y23	I/O	I/O			
Y24	V <sub>CCI</sub>	V <sub>CCI</sub>			
Y25	I/O	I/O			
Y26	I/O	I/O			

*Note:* \*These pins must be left floating on the A54SX32A device.