

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	329-BBGA
Supplier Device Package	329-PBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-bg329m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Routing Resources**

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization

## **JTAG Instructions**

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7	•	JTAG	Instruction	Code
-----------	---	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

### Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4
		1	А, В	40B4, 42B4
A54SX16A	0.22 μ	0	9	40B8, 42B8
		1	В	40B8, 42B8
	0.25 μ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 μ	1	В	22BD
A54SX72A	0.22 μ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 μ	1	В	22B2




Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

### Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

 $I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for  $V_{CCI} > V_{OUT} > 3.1V$   $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < V<sub>OUT</sub> < 0.71V

EQ 2-2

### Table 2-9 • DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		2.25	2.75	V
V <sub>CCI</sub>	Supply Voltage for I/Os		3.0	3.6	V
V <sub>IH</sub>	Input High Voltage		0.5V <sub>CCI</sub>	V <sub>CCI</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.3V <sub>CCI</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CCI</sub>	-	V
IIL	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CCI}$	-10	+10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CCI</sub>	-	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 1,500 μA		0.1V <sub>CCI</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>		-	10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	рF

EQ 2-1

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).






Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

## Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

 $I_{OH} = (98.0/V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$ 

for 0.7  $V_{CCI} < V_{OUT} < V_{CCI}$ 

 $I_{OL} = (256/V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$  for 0V < V<sub>OUT</sub> < 0.18 V<sub>CCI</sub>

EQ 2-3

EQ 2-4

## **Power Dissipation**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Dissipation**

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

## **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

## **AC Power Dissipation**

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$ 

EQ 2-8

# **Thermal Characteristics**

# Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

 $\theta_{JA} = \frac{T_J - T_A}{P}$  EQ 2-9  $\theta_{JA} = \frac{T_C - T_A}{P}$ 

EQ 2-10

### Where:

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- T<sub>J</sub> = Junction temperature
- $T_A$  = Ambient temperature
- $T_C$  = Ambient temperature
- P = total power dissipated by the device

### Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	οι <sup>θ</sup>	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W


Notes:


1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.



# **Output Buffer Delays**





# AC Test Loads





Figure 2-5 • AC Test Loads

# **Input Buffer Delays**



t INY **C-Cell Delays** 




Figure 2-6 • Input Buffer Delays

GND

Figure 2-7 • C-Cell Delays

# **Cell Timing Characteristics**

t<sub>INY</sub>




Figure 2-8 • Flip-Flops



# **Timing Characteristics**

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

# **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

# Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

# **Timing Derating**

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# **Temperature and Voltage Derating Factors**

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T<sub>J</sub> = 70°C, V<sub>CCA</sub> = 2.25 V)

			ion Temperatu	emperature (Tյ)					
V <sub>CCA</sub>	–55°C –40°C			25°C	70°C	85°C	125°C		
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14		
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07		
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99		

# **Timing Characteristics**

### Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std. 9	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays <sup>1</sup>	-		-		-		•		-
t <sub>PD</sub>	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t <sub>sud</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t <sub>recasyn</sub>	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					1		<b></b>		1
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25 V$ ,  $V_{CCI} = 3.0 V$ ,  $T_J = 70^{\circ}$ C)

		–2 Sp	beed	–1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>							-		
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-18 • A54SX08A Timing Characteristics

		-2 S	peed	-1 S	peed	Std. Speed		-F Speed		
Parameter	Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMC	S Output Module Timing <sup>1,2</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

### Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

### Table 2-20 A54SX08A Timing Characteristics

		-2 S	peed	-1 S	peed	Std.	Speed	–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Outp	out Module Timing <sup>1</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d <sub>TLH</sub> <sup>2</sup>	Delta Low to High		0.016		0.02		0.022		0.032	ns/pF
$d_{THL}^2$	Delta High to Low		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		7.6		8.6		10.1		14.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d <sub>TLH</sub>	Delta Low to High		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub>	Delta High to Low		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub>	Delta High to Low—low slew		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. Delays based on 50 pF loading.

2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

### Table 2-33 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CCI} = 3.0$	V, T <sub>J</sub> = 70°C)
-----------------------------------	-----------------------------------	---------------------------

		–3 Sp	-3 Speed <sup>1</sup> -2 Speed -1 Speed		Std.	Speed	-F Speed					
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI Ou	.3 V PCI Output Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		1.9		2.2		2.4		2.9		4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.0		2.3		2.6		3.1		4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.4		1.7		1.9		2.2		3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.9		2.2		2.4		2.9		4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.2		3.8		5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.0		2.3		2.6		3.1		4.3	ns
$d_{TLH}^{3}$	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.6		3.0		3.4		4.0		5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.6		3.0		3.3		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		9.0		10.4		11.8		13.8		19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.2		2.6		2.9		3.4		4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		15.8		18.9		21.3		25.4		34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.6		3.0		3.4		4.0		5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.9		3.3		3.7		4.4		6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.6		3.0		3.3		3.9		5.5	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.025		0.03		0.03		0.04		0.045	ns/pF
$d_{THL}^3$	Delta High to Low		0.015		0.015		0.015		0.015		0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.053		0.053		0.067		0.073		0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  - 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

### Table 2-39 A54SX72A Timing Characteristics

## (Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}$ , $V_{CCI} = 2.3 \text{ V}$ , $T_J = 70^{\circ}\text{C}$ )

		-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMOS Output Module Timing <sup>2, 3</sup>												
t <sub>DLH</sub>	Data-to-Pad Low to High		3.9		4.5		5.1		6.0		8.4	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.1		3.6		4.1		4.8		6.7	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		12.7		14.6		16.5		19.4		27.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.9		4.5		5.1		6.0		8.4	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.1		3.6		4.1		4.8		6.7	ns
$d_{\text{TLH}}^{4}$	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
$d_{THL}^4$	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
$d_{\text{THLS}}^4$	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

### Note:

1. All –3 speed grades have been discontinued.

2. Delays based on 35 pF loading.

3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI})/(C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.



100-TQFP								
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function					
71	I/O	I/O	I/O					
72	I/O	I/O	I/O					
73	I/O	I/O	I/O					
74	I/O	I/O	I/O					
75	I/O	I/O	I/O					
76	I/O	I/O	I/O					
77	I/O	I/O	I/O					
78	I/O	I/O	I/O					
79	I/O	I/O	I/O					
80	I/O	I/O	I/O					
81	I/O	I/O	I/O					
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>					
83	I/O	I/O	I/O					
84	I/O	I/O	I/O					
85	I/O	I/O	I/O					
86	I/O	I/O	I/O					
87	CLKA	CLKA	CLKA					
88	CLKB	CLKB	CLKB					
89	NC	NC	NC					
90	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>					
91	GND	GND	GND					
92	PRA, I/O	pra, I/o	pra, I/o					
93	I/O	I/O	I/O					
94	I/O	I/O	I/O					
95	I/O	I/O	I/O					
96	I/O	I/O	I/O					
97	I/O	I/O	I/O					
98	I/O	I/O	I/O					
99	I/O	I/O	I/O					
100	TCK, I/O	TCK, I/O	TCK, I/O					



176-Pin TQFP					
Pin Number	A54SX32A Function				
145	I/O				
146	I/O				
147	I/O				
148	I/O				
149	I/O				
150	I/O				
151	I/O				
152	CLKA				
153	CLKB				
154	NC				
155	GND				
156	V <sub>CCA</sub>				
157	PRA, I/O				
158	I/O				
159	I/O				
160	I/O				
161	I/O				
162	I/O				
163	I/O				
164	I/O				
165	I/O				
166	I/O				
167	I/O				
168	I/O				
169	V <sub>CCI</sub>				
170	I/O				
171	I/O				
172	I/O				
173	I/O				
174	I/O				
175	I/O				
176	TCK, I/O				

329-Pin PBGA		329-Pi	n PBGA	329-Pi	in PBGA	329-Pin PBGA		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
D11	V <sub>CCA</sub>	H1	I/O	L14	GND	P12	GND	
D12	NC	H2	I/O	L20	NC	P13	GND	
D13	I/O	H3	I/O	L21	I/O	P14	GND	
D14	I/O	H4	I/O	L22	I/O	P20	I/O	
D15	I/O	H20	V <sub>CCA</sub>	L23	NC	P21	I/O	
D16	I/O	H21	I/O	M1	I/O	P22	I/O	
D17	I/O	H22	I/O	M2	I/O	P23	I/O	
D18	I/O	H23	I/O	M3	I/O	R1	I/O	
D19	I/O	J1	NC	M4	V <sub>CCA</sub>	R2	I/O	
D20	I/O	J2	I/O	M10	GND	R3	I/O	
D21	I/O	J3	I/O	M11	GND	R4	I/O	
D22	I/O	J4	I/O	M12	GND	R20	I/O	
D23	I/O	J20	I/O	M13	GND	R21	I/O	
E1	V <sub>CCI</sub>	J21	I/O	M14	GND	R22	I/O	
E2	I/O	J22	I/O	M20	V <sub>CCA</sub>	R23	I/O	
E3	I/O	J23	I/O	M21	I/O	T1	I/O	
E4	I/O	K1	I/O	M22	I/O	T2	I/O	
E20	I/O	К2	I/O	M23	V <sub>CCI</sub>	T3	I/O	
E21	I/O	К3	I/O	N1	I/O	T4	I/O	
E22	I/O	К4	I/O	N2	TRST, I/O	T20	I/O	
E23	I/O	K10	GND	N3	I/O	T21	I/O	
F1	I/O	K11	GND	N4	I/O	T22	I/O	
F2	TMS	K12	GND	N10	GND	T23	I/O	
F3	I/O	K13	GND	N11	GND	U1	I/O	
F4	I/O	K14	GND	N12	GND	U2	I/O	
F20	I/O	K20	I/O	N13	GND	U3	V <sub>CCA</sub>	
F21	I/O	K21	I/O	N14	GND	U4	I/O	
F22	I/O	K22	I/O	N20	NC	U20	I/O	
F23	I/O	K23	I/O	N21	I/O	U21	V <sub>CCA</sub>	
G1	I/O	L1	I/O	N22	I/O	U22	I/O	
G2	I/O	L2	I/O	N23	I/O	U23	I/O	
G3	I/O	L3	I/O	P1	I/O	V1	V <sub>CCI</sub>	
G4	I/O	L4	NC	P2	I/O	V2	I/O	
G20	I/O	L10	GND	РЗ	I/O	V3	I/O	
G21	I/O	L11	GND	P4	I/O	V4	I/O	
G22	I/O	L12	GND	P10	GND	V20	I/O	
G23	GND	L13	GND	P11	GND	V21	I/O	

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

### **Actel Corporation**

#### Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 River Court, Meadows Business Park Station Approach, Blackwater Camberley, Surrey GU17 9AB United Kingdom Phone +44 (0) 1276 609 300 Fax +44 (0) 1276 607 540

### Actel Japan

EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668 www.jp.actel.com

### Actel Hong Kong

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone +852 2185 6460 Fax +852 2185 6488 www.actel.com.cn