

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	329-BBGA
Supplier Device Package	329-PBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-bgg329

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **JTAG Instructions**

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7	•	JTAG	Instruction	Code
-----------	---	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

### Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A 0.22 μ		0	8, 9	40B4, 42B4
		1	А, В	40B4, 42B4
A54SX16A	0.22 μ	0	9	40B8, 42B8
		1	В	40B8, 42B8
	0.25 μ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 μ	1	В	22BD
A54SX72A	0.22 μ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 μ	1	В	22B2

## **Pin Description**

#### CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

#### QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

#### GND Ground

Low supply voltage.

#### HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

#### NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

#### PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

#### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V<sub>CCI</sub> power pins in the device should be connected.

#### V<sub>CCA</sub> Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All  $V_{CCA}$  power pins in the device should be connected.




Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

#### Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

 $I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for  $V_{CCI} > V_{OUT} > 3.1V$   $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < V<sub>OUT</sub> < 0.71V

EQ 2-2

#### Table 2-9 • DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		2.25	2.75	V
V <sub>CCI</sub>	Supply Voltage for I/Os		3.0	3.6	V
V <sub>IH</sub>	Input High Voltage		0.5V <sub>CCI</sub>	V <sub>CCI</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.3V <sub>CCI</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CCI</sub>	-	V
IIL	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CCI}$	-10	+10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CCI</sub>	-	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 1,500 μA		0.1V <sub>CCI</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>		-	10	рF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	рF

EQ 2-1

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).






Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

## Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

 $I_{OH} = (98.0/V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$ 

for 0.7  $V_{CCI} < V_{OUT} < V_{CCI}$ 

 $I_{OL} = (256/V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$  for 0V < V<sub>OUT</sub> < 0.18 V<sub>CCI</sub>

EQ 2-3

EQ 2-4

## **Power Dissipation**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Dissipation**

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 2-5

## **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

## **AC Power Dissipation**

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 2-7

or:

 $P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q1}) + (r_{1} * f_{q1}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q2}) + (r_{2} * f_{q2}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s1}) + (C_{EQHF} * f_{s1}))_{HCLK}]$ 

EQ 2-8

#### Table 2-18 • A54SX08A Timing Characteristics

		-2 S	-2 Speed		peed	Std. Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMC	DS Output Module Timing <sup>1,2</sup>	•								
t <sub>DLH</sub>	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t <sub>ENZLS</sub>	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

#### Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

#### Table 2-21 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Speed <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>2</sup>											4
t <sub>PD</sub>	Internal Array Module		0.9		1.0		1.2		1.4		1.9	ns
Predicted R	outing Delays <sup>3</sup>											-
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns
R-Cell Timir	ig											<u>.</u>
t <sub>RCO</sub>	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.8		1.0		1.4	ns
t <sub>sud</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.3		1.5		1.6		1.9		2.7		ns
t <sub>recasyn</sub>	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Minimum Pulse Width	1.4		1.7		1.9		2.2		3.0		ns
Input Modu	le Propagation Delays											-
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.5		0.6		0.7		0.8		1.1	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		0.8		0.9		1.0		1.1		1.6	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.8		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		0.9		1.1		1.2		1.4		2.0	ns

#### Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

### Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---

		-3 Speed*		-2 Speed		-1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HPVVL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t <sub>HP</sub>	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		357		313		278		238		172	MHz
<b>Routed Arr</b>	ay Clock Networks											
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>rckl</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

*Note:* \*All –3 speed grades have been discontinued.

## Table 2-34 • A54SX32A Timing Characteristics

		-3 S	peed <sup>1</sup>	-2 S	peed	–1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.1		2.4		2.8		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.1		2.4		2.8		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
$d_{TLH}^{3}$	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		1.9		2.2		2.5		2.9		4.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.5		2.9		3.3		3.9		5.4	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		6.6		7.6		8.6		10.1		14.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
$d_{TLH}^{3}$	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

#### Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

## Table 2-37 • A54SX72A Timing Characteristics (Continued)

		-3 Speed*		-2 S	-2 Speed -1		–1 Speed		Std. Speed		-F Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>QCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.7		1.9		2.2		2.5		3.5	ns
t <sub>QCHKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.7		2		2.2		2.6		3.6	ns
t <sub>QPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>QCKSW</sub>	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t <sub>QCKSW</sub>	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t <sub>QCKSW</sub>	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

Note: \*All –3 speed grades have been discontinued.

### Table 2-38 A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 4	.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	-------------------------------

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std.	Speed	–F S	–F Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	(Hardwired) Array Clock Netwo	orks										
t <sub>нскн</sub>	Input Low to High (Pad to R-cell Input)		1.6		1.8		2.1		2.4		3.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HCKSW</sub>	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t <sub>HP</sub>	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f <sub>HMAX</sub>	Maximum Frequency		333		294		250		217		156	MHz
Routed Arr	ay Clock Networks					-		-				-
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		3.0		3.5		4.9	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		3.0		3.4		3.9		4.6		6.4	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		3.9		5.5	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		3.2		3.6		4.1		4.8		6.8	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		1.9		2.2		2.5		3.0		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.9		2.2		2.5		3.0		4.1	ns
Quadrant A	Array Clock Networks											
t <sub>QCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.6	ns
t <sub>QCHKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.4		1.6		1.9		2.7	ns
t <sub>QCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.4		1.6		1.8		2.1		3.0	ns
t <sub>QCHKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.4		1.7		1.9		2.2		3.1	ns

*Note:* \*All –3 speed grades have been discontinued.

#### Table 2-41 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> = 4.75 V, T <sub>J</sub> = 70°C)
-----------------------------------	--

		-3 Sp	beed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. Speed		–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing <sup>2</sup>	•								•		
t <sub>DLH</sub>	Data-to-Pad Low to High		2.7		3.1		3.5		4.1		5.7	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.4		3.9		4.4		5.1		7.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.7		3.1		3.5		4.1		5.7	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.4		3.9		4.4		5.1		7.2	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>	•								•		
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.1		3.7		5.1	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.1		3.5		4.0		4.7		6.6	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		7.4		8.5		9.7		11.4		15.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.1		3.7		5.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.1		3.5		4.0		4.7		6.6	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



# Package Pin Assignments

## 208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



	2	08-Pin PQF	P		208-Pin PQFP								
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function				
71	I/O	I/O	I/O	I/O	106	NC	I/O	I/O	I/O				
72	I/O	I/O	I/O	I/O	107	I/O	ΙΟ	I/O	I/O				
73	NC	I/O	I/O	I/O	108	NC	I/O	I/O	I/O				
74	I/O	I/O	I/O	QCLKA	109	I/O	ΙΟ	I/O	I/O				
75	NC	I/O	I/O	I/O	110	I/O	ΙΟ	I/O	I/O				
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O	111	I/O	ΙΟ	I/O	I/O				
77	GND	GND	GND	GND	112	I/O	ΙΟ	I/O	I/O				
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	113	I/O	I/O	I/O	I/O				
79	GND	GND	GND	GND	114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>				
80	NC	NC	NC	NC	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>				
81	I/O	I/O	I/O	I/O	116	NC	I/O	I/O	GND				
82	HCLK	HCLK	HCLK	HCLK	117	I/O	I/O	I/O	V <sub>CCA</sub>				
83	I/O	I/O	I/O	V <sub>CCI</sub>	118	I/O	I/O	I/O	I/O				
84	I/O	I/O	I/O	QCLKB	119	NC	I/O	I/O	I/O				
85	NC	I/O	I/O	I/O	120	I/O	I/O	I/O	I/O				
86	I/O	I/O	I/O	I/O	121	I/O	I/O	I/O	I/O				
87	I/O	I/O	I/O	I/O	122	NC	I/O	I/O	I/O				
88	NC	I/O	I/O	I/O	123	I/O	I/O	I/O	I/O				
89	I/O	I/O	I/O	I/O	124	I/O	I/O	I/O	I/O				
90	I/O	I/O	I/O	I/O	125	NC	I/O	I/O	I/O				
91	NC	I/O	I/O	I/O	126	I/O	I/O	I/O	I/O				
92	I/O	I/O	I/O	I/O	127	I/O	I/O	I/O	I/O				
93	I/O	I/O	I/O	I/O	128	I/O	I/O	I/O	I/O				
94	NC	I/O	I/O	I/O	129	GND	GND	GND	GND				
95	I/O	I/O	I/O	I/O	130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>				
96	I/O	I/O	I/O	I/O	131	GND	GND	GND	GND				
97	NC	I/O	I/O	I/O	132	NC	NC	NC	I/O				
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	133	I/O	I/O	I/O	I/O				
99	I/O	I/O	I/O	I/O	134	I/O	I/O	I/O	I/O				
100	I/O	I/O	I/O	I/O	135	NC	I/O	I/O	I/O				
101	I/O	I/O	I/O	I/O	136	I/O	I/O	I/O	I/O				
102	I/O	I/O	I/O	I/O	137	I/O	I/O	I/O	I/O				
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O	138	NC	I/O	I/O	I/O				
104	I/O	I/O	I/O	I/O	139	I/O	I/O	I/O	I/O				
105	GND	GND	GND	GND	140	I/O	I/O	I/O	I/O				



176-Pi	176-Pin TQFP						
Pin Number	A54SX32A Function						
145	I/O						
146	I/O						
147	I/O						
148	I/O						
149	I/O						
150	I/O						
151	I/O						
152	CLKA						
153	CLKB						
154	NC						
155	GND						
156	V <sub>CCA</sub>						
157	PRA, I/O						
158	I/O						
159	I/O						
160	I/O						
161	I/O						
162	I/O						
163	I/O						
164	I/O						
165	I/O						
166	I/O						
167	I/O						
168	I/O						
169	V <sub>CCI</sub>						
170	I/O						
171	I/O						
172	I/O						
173	I/O						
174	I/O						
175	I/O						
176	TCK, I/O						

## 144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

	144-Pi	n FBGA		144-Pin FBGA							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
G1	I/O	I/O	I/O	K1	I/O	I/O	I/O				
G2	GND	GND	GND	K2	I/O	I/O	I/O				
G3	I/O	I/O	I/O	К3	I/O	I/O	I/O				
G4	I/O	I/O	I/O	К4	I/O	I/O	I/O				
G5	GND	GND	GND	K5	I/O	I/O	I/O				
G6	GND	GND	GND	K6	I/O	I/O	I/O				
G7	GND	GND	GND	K7	GND	GND	GND				
G8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	K8	I/O	I/O	I/O				
G9	I/O	I/O	I/O	К9	I/O	I/O	I/O				
G10	I/O	I/O	I/O	K10	GND	GND	GND				
G11	I/O	I/O	I/O	K11	I/O	I/O	I/O				
G12	I/O	I/O	I/O	K12	I/O	I/O	I/O				
H1	TRST, I/O	TRST, I/O	TRST, I/O	L1	GND	GND	GND				
H2	I/O	I/O	I/O	L2	I/O	I/O	I/O				
H3	I/O	I/O	I/O	L3	I/O	I/O	I/O				
H4	I/O	I/O	I/O	L4	I/O	I/O	I/O				
H5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L5	I/O	I/O	I/O				
H6	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L6	I/O	I/O	I/O				
H7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L7	HCLK	HCLK	HCLK				
H8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L8	I/O	I/O	I/O				
H9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L9	I/O	I/O	I/O				
H10	I/O	I/O	I/O	L10	I/O	I/O	I/O				
H11	I/O	I/O	I/O	L11	I/O	I/O	I/O				
H12	NC	NC	NC	L12	I/O	I/O	I/O				
J1	I/O	I/O	I/O	M1	I/O	I/O	I/O				
J2	I/O	I/O	I/O	M2	I/O	I/O	I/O				
J3	I/O	I/O	I/O	M3	I/O	I/O	I/O				
J4	I/O	I/O	I/O	M4	I/O	I/O	I/O				
J5	I/O	I/O	I/O	M5	I/O	I/O	I/O				
J6	PRB, I/O	PRB, I/O	PRB, I/O	M6	I/O	I/O	I/O				
J7	I/O	I/O	I/O	M7	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>				
J8	I/O	I/O	I/O	M8	I/O	I/O	I/O				
J9	I/O	I/O	I/O	M9	I/O	I/O	I/O				
J10	I/O	I/O	I/O	M10	I/O	I/O	I/O				
J11	I/O	I/O	I/O	M11	TDO, I/O	TDO, I/O	TDO, I/O				
J12	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	M12	I/O	I/O	I/O				

Previous Version	Changes in Current Version (v5.3)	Page
v4.0	Table 2-12 was updated.	2-11
(continued)	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The ""Clock Resources" section" was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23



## **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

## **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

## Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## Unmarked (production)

This datasheet version contains information that is considered to be final.

## **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.