



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	208-BFCQFP with Tie Bar
Supplier Device Package	208-CQFP (75x75)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-cq208b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

JTAG Mode	TRST ¹	Security Fuse Programmed	PRA, PRB ²	TDI, TCK, TDO ²
Dedicated	Low	No	User I/O ³	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O ³	User I/O ³
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

Notes:

- 1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
- 2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

v5.3 1-11

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a $70\,\Omega$ series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The $70\,\Omega$ series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

1-12 v5.3



Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B, I/O Probe A/B

The Probe pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.

V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.


v5.3 1-15

Table 2-10 • AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	0 < V _{OUT} ≤ 0.3V _{CCI} ¹	−12V _{CCI}	-	mA
		$0.3V_{CCI} \le V_{OUT} < 0.9V_{CCI}^{1}$	(–17.1(V _{CCI} – V _{OUT}))	-	mA
		$0.7V_{CCI} < V_{OUT} < V_{CCI}^{1, 2}$	-	EQ 2-3 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.7V_{CC}^2$	-	−32V _{CCI}	mA
I _{OL(AC)}	Switching Current Low	$V_{CCI} > V_{OUT} \ge 0.6 V_{CCI}^{1}$	16V _{CCI}	-	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}^{1}$	(26.7V _{OUT})	-	mA
		$0.18V_{CCI} > V_{OUT} > 0^{-1, 2}$	-	EQ 2-4 on page 2-7	-
	(Test Point)	$V_{OUT} = 0.18V_{CC}^{2}$	-	38V _{CCI}	mA
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	−25 + (V _{IN} + 1)/0.015	-	mA
I _{CH}	High Clamp Current	$V_{CCI} + 4 > V_{IN} \ge V_{CCI} + 1$	25 + (V _{IN} – V _{CCI} – 1)/0.015	_	mA
slew _R	Output Rise Slew Rate	0.2V _{CCI} - 0.6V _{CCI} load ³	1	4	V/ns
slew _F	Output Fall Slew Rate	0.6V _{CCI} - 0.2V _{CCI} load ³	1	4	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 2-2 on page 2-7. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 2-2 on page 2-7. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.



2-6 v5.3



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}\text{C/W}$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}\text{C/W} - 3.20^{\circ}\text{C/W} - 0.37^{\circ}\text{C/W}$$

$$\theta_{SA} = 9.76$$
°C/W

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std. S	Speed	−F S _l	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays ¹									
t _{PD}	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.5		0.5		0.6		8.0	ns
t _{RD3}	FO = 3 Routing Delay		0.6		0.7		8.0		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g	I								
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t _{RECASYN}	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays	<u> </u>		1						
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-18 v5.3

Table 2-21 • A54SX16A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. 9	peed	−F S _I	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays ²											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.4		1.5		0.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-23 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S _I	peed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f_{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-26 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

Description	Min. Ma										
44 B.C		c. Min	. Max.	Min. Max.	Min. I	Max.	Min.	Max.	Units		
3.3 V PCI Output Module Timing ²											
Data-to-Pad Low to High	2.0		2.3	2.6		3.1		4.3	ns		
Data-to-Pad High to Low	2.2		2.5	2.8		3.3		4.6	ns		
Enable-to-Pad, Z to L	1.4		1.7	1.9		2.2		3.1	ns		
Enable-to-Pad, Z to H	2.0		2.3	2.6		3.1		4.3	ns		
Enable-to-Pad, L to Z	2.5		2.8	3.2		3.8		5.3	ns		
Enable-to-Pad, H to Z	2.2		2.5	2.8		3.3		4.6	ns		
Delta Low to High	0.02	5	0.03	0.03		0.04		0.045	ns/pF		
Delta High to Low	0.0	5	0.015	0.015	(0.015		0.025	ns/pF		
Output Module Timing ⁴											
Data-to-Pad Low to High	2.8		3.2	3.6		4.3		6.0	ns		
Data-to-Pad High to Low	2.7		3.1	3.5		4.1		5.7	ns		
Data-to-Pad High to Low—low slew	9.5		10.9	12.4		14.6		20.4	ns		
Enable-to-Pad, Z to L	2.2		2.6	2.9		3.4		4.8	ns		
Enable-to-Pad, Z to L—low slew	15.	3	18.9	21.3		25.4		34.9	ns		
Enable-to-Pad, Z to H	2.8		3.2	3.6		4.3		6.0	ns		
Enable-to-Pad, L to Z	2.9		3.3	3.7		4.4		6.2	ns		
Enable-to-Pad, H to Z	2.7		3.1	3.5		4.1		5.7	ns		
Delta Low to High	0.02	5	0.03	0.03		0.04		0.045	ns/pF		
Delta High to Low	0.0	5	0.015	0.015	(0.015		0.025	ns/pF		
Delta High to Low—low slew	0.0	3	0.053	0.067	(0.073		0.107	ns/pF		
	Data-to-Pad High to Low Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Delta High to Low Dutput Module Timing ⁴ Data-to-Pad Low to High Data-to-Pad High to Low Data-to-Pad High to Low—low slew Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Delta High to Low	Data-to-Pad High to Low Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad Low to High Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad, Z to L Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad, Da	Data-to-Pad High to Low Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad Low to High Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low—low slew Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Delta Low to High Double-to-Pad, H to Z Delta Low to High Delta High to Low Double-to-Pad, H to Z Delta Low to High Delta High to Low Double-to-Pad, H to Z Delta Low to High Delta High to Low Double-to-Pad, H to Z Delta High to Low Double-to-Pad, H to Z	Data-to-Pad High to Low 2.2 2.5 Enable-to-Pad, Z to L 1.4 1.7 Enable-to-Pad, Z to H 2.0 2.3 Enable-to-Pad, L to Z 2.5 2.8 Enable-to-Pad, H to Z 2.2 2.5 Delta Low to High 0.025 0.03 Delta High to Low 0.015 0.015 Data-to-Pad Low to High 2.8 3.2 Data-to-Pad High to Low 2.7 3.1 Data-to-Pad High to Low—low slew 9.5 10.9 Enable-to-Pad, Z to L 2.2 2.6 Enable-to-Pad, Z to L—low slew 15.8 18.9 Enable-to-Pad, Z to H 2.8 3.2 Enable-to-Pad, L to Z 2.9 3.3 Enable-to-Pad, H to Z 2.7 3.1 Delta Low to High 0.025 0.03 Delta High to Low 0.015 0.015	Data-to-Pad High to Low 2.2 2.5 2.8 Enable-to-Pad, Z to L 1.4 1.7 1.9 Enable-to-Pad, Z to H 2.0 2.3 2.6 Enable-to-Pad, L to Z 2.5 2.8 3.2 Enable-to-Pad, H to Z 2.2 2.5 2.8 Delta Low to High 0.025 0.03 0.03 Delta High to Low 0.015 0.015 0.015 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 Data-to-Pad High to Low 2.7 3.1 3.5 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, H to Z 2.7 3.1 3.5 Delta Low to High 0.025 0.03 0.03 Delta Low to High 0.025 0.03 0.015 <td>Data-to-Pad High to Low 2.2 2.5 2.8 Enable-to-Pad, Z to L 1.4 1.7 1.9 Enable-to-Pad, Z to H 2.0 2.3 2.6 Enable-to-Pad, L to Z 2.5 2.8 3.2 Enable-to-Pad, H to Z 2.2 2.5 2.8 Delta Low to High 0.025 0.03 0.03 Delta High to Low 0.015 0.015 0.015 Output Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 Data-to-Pad High to Low 2.7 3.1 3.5 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 Enable-to-Pad, Z to H 2.8 3.2 3.6 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, L to Z 2.7 3.1 3.5 Delta Low to High 0.025 0.03 0.03</td> <td>Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, Z to H 2.8 3.2 3.6 4.3 Enable-to-Pad, L to Z 2.9</td> <td>Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, L to Z 2.9 3.3 3.7 4.4 Enable-to-Pad, L to Z 2.7</td> <td>Data-to-Pad High to Low 2.2 2.5 2.8 3.3 4.6 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 3.1 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 4.3 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 5.3 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 4.6 Delta Low to High 0.025 0.03 0.03 0.04 0.045 Delta High to Low 0.015 0.015 0.015 0.015 0.015 0.025 Dutput Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 6.0 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 5.7 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 20.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 4.8 Enable-to-Pad, Z to H 2.8 3.2 3.6</td>	Data-to-Pad High to Low 2.2 2.5 2.8 Enable-to-Pad, Z to L 1.4 1.7 1.9 Enable-to-Pad, Z to H 2.0 2.3 2.6 Enable-to-Pad, L to Z 2.5 2.8 3.2 Enable-to-Pad, H to Z 2.2 2.5 2.8 Delta Low to High 0.025 0.03 0.03 Delta High to Low 0.015 0.015 0.015 Output Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 Data-to-Pad High to Low 2.7 3.1 3.5 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 Enable-to-Pad, Z to H 2.8 3.2 3.6 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, L to Z 2.7 3.1 3.5 Delta Low to High 0.025 0.03 0.03	Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, Z to H 2.8 3.2 3.6 4.3 Enable-to-Pad, L to Z 2.9	Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, L to Z 2.9 3.3 3.7 4.4 Enable-to-Pad, L to Z 2.7	Data-to-Pad High to Low 2.2 2.5 2.8 3.3 4.6 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 3.1 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 4.3 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 5.3 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 4.6 Delta Low to High 0.025 0.03 0.03 0.04 0.045 Delta High to Low 0.015 0.015 0.015 0.015 0.015 0.025 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 6.0 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 5.7 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 20.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 4.8 Enable-to-Pad, Z to H 2.8 3.2 3.6		

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25 Ω resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load} * d_{T[LH|HL]HLS}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

2-32 v5.3

Table 2-28 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											
t _{PD}	Internal Array Module		8.0		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		8.0		0.9		1.0		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	ng											
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		8.0		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t _{RECASYN}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					•		•		•		
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		8.0		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-34 v5.3

Table 2-30 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S _I	eed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks		ı								
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.6		0.6		0.7		8.0		1.3	ns
t _{HP}	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f_{HMAX}	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

Note: *All –3 speed grades have been discontinued.

144-Pin TQFP




Figure 3-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-8 v5.3



176-Pin TQFP							
Pin Number	A54SX32A Function						
145	I/O						
146	I/O						
147	I/O						
148	I/O						
149	I/O						
150	I/O						
151	I/O						
152	CLKA						
153	CLKB						
154	NC						
155	GND						
156	V _{CCA}						
157	PRA, I/O						
158	1/0						
159	1/0						
160	1/0						
161	1/0						
162	1/0						
163	1/0						
164	1/0						
165	1/0						
166	1/0						
167	1/0						
168	1/0						
169	V _{CCI}						
170	1/0						
171	1/0						
172	1/0						
173	1/0						
174	1/0						
175	1/0						
176	TCK, I/O						

v5.3 3-13

329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-14 v5.3

256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

v5.3 3-21

	256-Pin FBGA										
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function								
K5	I/O	1/0	1/0								
K6	V _{CCI}	V _{CCI}	V _{CCI}								
K7	GND	GND	GND								
K8	GND	GND	GND								
К9	GND	GND	GND								
K10	GND	GND	GND								
K11	V _{CCI}	V _{CCI}	V _{CCI}								
K12	I/O	1/0	1/0								
K13	I/O	I/O	1/0								
K14	I/O	1/0	1/0								
K15	NC	I/O	1/0								
K16	I/O	I/O	1/0								
L1	I/O	I/O	1/0								
L2	I/O	1/0	1/0								
L3	I/O	1/0	1/0								
L4	I/O	1/0	I/O								
L5	I/O	1/0	1/0								
L6	I/O	1/0	1/0								
L7	V _{CCI}	V _{CCI}	V _{CCI}								
L8	V _{CCI}	V _{CCI}	V _{CCI}								
L9	V _{CCI}	V _{CCI}	V _{CCI}								
L10	V _{CCI}	V _{CCI}	V _{CCI}								
L11	I/O	1/0	I/O								
L12	I/O	1/0	I/O								
L13	I/O	I/O	1/0								
L14	I/O	1/0	I/O								
L15	I/O	1/0	I/O								
L16	NC	I/O	1/0								
M1	I/O	1/0	I/O								
M2	I/O	I/O	I/O								
M3	I/O	I/O	I/O								
M4	I/O	I/O	I/O								
M5	I/O	I/O	I/O								
M6	I/O	I/O	I/O								
M7	I/O	1/0	QCLKA								
M8	PRB, I/O	PRB, I/O	PRB, I/O								
M9	I/O	I/O	I/O								

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
M10	1/0	1/0	1/0
M11	1/0	1/0	1/0
M12	NC	I/O	1/0
M13	1/0	1/0	1/0
M14	NC	1/0	1/0
M15	1/0	I/O	I/O
M16	1/0	I/O	1/0
N1	1/0	I/O	I/O
N2	1/0	I/O	I/O
N3	1/0	I/O	I/O
N4	1/0	I/O	I/O
N5	1/0	I/O	I/O
N6	1/0	I/O	I/O
N7	1/0	I/O	I/O
N8	1/0	I/O	I/O
N9	1/0	I/O	I/O
N10	I/O	I/O	I/O
N11	1/0	I/O	I/O
N12	1/0	I/O	I/O
N13	1/0	I/O	I/O
N14	1/0	I/O	I/O
N15	1/0	I/O	I/O
N16	1/0	I/O	I/O
P1	I/O	I/O	I/O
P2	GND	GND	GND
P3	1/0	I/O	I/O
P4	1/0	I/O	I/O
P5	NC	I/O	I/O
P6	1/0	I/O	1/0
P7	I/O	I/O	1/0
P8	I/O	I/O	1/0
P9	I/O	I/O	1/0
P10	NC	I/O	1/0
P11	I/O	I/O	1/0
P12	I/O	I/O	1/0
P13	V _{CCA}	V _{CCA}	V _{CCA}
P14	1/0	I/O	1/0

3-24 v5.3

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
K10	GND	GND	
K11	GND	GND	
K12	GND	GND	
K13	GND	GND	
K14	GND	GND	
K15	GND	GND	
K16	GND	GND	
K17	GND	GND	
K22	I/O	I/O	
K23	I/O	I/O	
K24	NC*	NC	
K25	NC*	I/O	
K26	NC*	I/O	
L1	NC*	I/O	
L2	NC*	I/O	
L3	I/O	I/O	
L4	I/O	I/O	
L5	1/0	I/O	
L10	GND	GND	
L11	GND	GND	
L12	GND	GND	
L13	GND	GND	
L14	GND	GND	
L15	GND	GND	
L16	GND	GND	
L17	GND	GND	
L22	I/O	I/O	
L23	1/0	I/O	
L24	1/0	I/O	
L25	I/O	I/O	
L26	I/O	I/O	
M1	NC*	NC	
M2	I/O	I/O	
M3	I/O	I/O	
M4	1/0	I/O	

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
M5	I/O	I/O
M10	GND	GND
M11	GND	GND
M12	GND	GND
M13	GND	GND
M14	GND	GND
M15	GND	GND
M16	GND	GND
M17	GND	GND
M22	I/O	I/O
M23	I/O	I/O
M24	I/O	I/O
M25	NC*	I/O
M26	NC*	I/O
N1	I/O	I/O
N2	V _{CCI}	V _{CCI}
N3	I/O	I/O
N4	I/O	I/O
N5	I/O	I/O
N10	GND	GND
N11	GND	GND
N12	GND	GND
N13	GND	GND
N14	GND	GND
N15	GND	GND
N16	GND	GND
N17	GND	GND
N22	V_{CCA}	V_{CCA}
N23	I/O	I/O
N24	I/O	I/O
N25	I/O	I/O
N26	NC*	NC
P1	NC*	I/O
P2	NC*	I/O
Р3	I/O	I/O

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
P4	I/O	I/O	
P5	V_{CCA}	V_{CCA}	
P10	GND	GND	
P11	GND	GND	
P12	GND	GND	
P13	GND	GND	
P14	GND	GND	
P15	GND	GND	
P16	GND	GND	
P17	GND	GND	
P22	I/O	I/O	
P23	I/O	I/O	
P24	V _{CCI}	V _{CCI}	
P25	I/O	I/O	
P26	I/O	I/O	
R1	NC*	I/O	
R2	NC*	I/O	
R3	1/0	I/O	
R4	I/O	I/O	
R5	TRST, I/O	TRST, I/O	
R10	GND	GND	
R11	GND	GND	
R12	GND	GND	
R13	GND	GND	
R14	GND	GND	
R15	GND	GND	
R16	GND	GND	
R17	GND	GND	
R22	I/O	I/O	
R23	I/O	I/O	
R24	I/O	I/O	
R25	NC*	I/O	
R26	NC*	I/O	
T1	NC*	I/O	
T2	NC*	I/O	

Note: *These pins must be left floating on the A54SX32A device.

3-30 v5.3



484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
T3	I/O	I/O	
T4	I/O	I/O	
T5	I/O	I/O	
T10	GND	GND	
T11	GND	GND	
T12	GND	GND	
T13	GND	GND	
T14	GND	GND	
T15	GND	GND	
T16	GND	GND	
T17	GND	GND	
T22	1/0	I/O	
T23	I/O	I/O	
T24	I/O	I/O	
T25	NC*	I/O	
T26	NC*	I/O	
U1	I/O	I/O	
U2	V _{CCI}	V _{CCI}	
U3	I/O	I/O	
U4	I/O	I/O	
U5	I/O	I/O	
U10	GND	GND	
U11	GND	GND	
U12	GND	GND	
U13	GND	GND	
U14	GND	GND	
U15	GND	GND	
U16	GND	GND	
U17	GND	GND	
U22	I/O	I/O	
U23	I/O	I/O	
U24	I/O	I/O	
U25	V _{CCI}	V _{CCI}	
U26	I/O	I/O	
V1	NC*	I/O	

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
V2	NC*	I/O	
V3	I/O	I/O	
V4	1/0	I/O	
V5	I/O	I/O	
V22	V_{CCA}	V_{CCA}	
V23	I/O	I/O	
V24	I/O	I/O	
V25	NC*	I/O	
V26	NC*	I/O	
W1	I/O	I/O	
W2	I/O	I/O	
W3	I/O	I/O	
W4	I/O	I/O	
W5	I/O	I/O	
W22	I/O	I/O	
W23	V_{CCA}	V_{CCA}	
W24	I/O	I/O	
W25	NC*	I/O	
W26	NC*	I/O	
Y1	NC*	I/O	
Y2	NC*	I/O	
Y3	I/O	I/O	
Y4	I/O	I/O	
Y5	NC*	I/O	
Y22	I/O	I/O	
Y23	I/O	I/O	
Y24	V _{CCI}	V _{CCI}	
Y25	1/0	I/O	
Y26	I/O	I/O	
	-		

Note: *These pins must be left floating on the A54SX32A device.

v5.3 3-31

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	–3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9

v5.3 4