E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	84-CQFP Exposed Pad and Tie Bar
Supplier Device Package	84-CQFP (42x42)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-cq84m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	08 C,I,A,M C,I,A,M		C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

1. C = Commercial

- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B

6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	1	1	1	Discontinued
Industrial		1	1	1	Discontinued
Automotive		1			
Military		1	1		
MIL-STD-883B		1	1		

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.






Figure 1-9 • SX-A QCLK Architecture







Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22 \,\mu/0.25 \,\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of* Security in Actel Antifuse FPGAs application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7	•	JTAG	Instruction	Code
-----------	---	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4
		1	А, В	40B4, 42B4
A54SX16A	0.22 μ	0	9	40B8, 42B8
		1	В	40B8, 42B8
	0.25 μ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
	0.25 μ	1	В	22BD
A54SX72A	0.22 μ	0	9	40B2, 42B2
		1	В	40B2, 42B2
	0.25 μ	1	В	22B2

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70 Ω series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70 Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

Symbol	Parameter	Min.	Max.	Units	
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V _{OUT} - 1.4)/0.024)	_	mA
		3.1 < V _{OUT} < V _{CCI} ^{1, 3}	-	EQ 2-1 on page 2-5	-
	(Test Point)	V _{OUT} = 3.1 ³	-	-142	mA
I _{OL(AC)} Switching Current Low	$V_{OUT} \ge 2.2^{-1}$	95	-	mA	
		2.2 > V _{OUT} > 0.55 ¹	(V _{OUT} /0.023)	-	mA
		0.71 > V _{OUT} > 0 ^{1, 3}	-	EQ 2-2 on page 2-5	-
	(Test Point)	V _{OUT} = 0.71 ³	-	206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015	-	mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load 4	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load 4	1	5	V/ns

Table 2-8 • AC Specifications (5 V PCI Operation)


Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.


3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.


4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





Output Buffer Delays





AC Test Loads




Figure 2-5 • AC Test Loads

Table 2-24 A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} =4.75 V, T _J = 70°C)
-----------------------------------	---

			beed*	-2 Speed		-1 Speed		Std. Speed		d –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks		1								<u>.</u>
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{rckl}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPVVL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: **All* –3 speed grades have been discontinued.

Table 2-28 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

1		–3 Speed ¹		-2 Speed		-1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²			- 		-		- 		-		<u> </u>
t _{PD}	Internal Array Module		0.8		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	Ig											<u>.</u>
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{sud}	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays											-
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-29 A54SX32A Timing Characteristics

(Worst-Case Commercial Condition	⁵ V _{CCA} = 2.25 V, V _{CCI} = 2.25 V, T _J = 70°C)
----------------------------------	---

		-3 Speed*		-2 Speed		-1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										<u>.</u>
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t _{HP}	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		357		313		278		238		172	MHz
Routed Arra	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.1	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.5		2.9		3.2		3.8		5.3	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.7		3.1		3.6		5.0	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

Note: *All –3 speed grades have been discontinued.

Table 2-34 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} = 4.75 V, T _J = 70°C)
-----------------------------------	--

		-3 S	peed ¹	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.1		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.1		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		1.9		2.2		2.5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		6.6		7.6		8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
d_{TLH}^{3}	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

	2	08-Pin PQF	P			2	08-Pin PQF	P	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
141	NC	I/O	I/O	I/O	176	NC	I/O	I/O	I/O
142	I/O	I/O	I/O	I/O	177	I/O	Ι/O	I/O	I/O
143	NC	I/O	I/O	I/O	178	I/O	I/O	I/O	QCLKD
144	I/O	I/O	I/O	I/O	179	I/O	I/O	I/O	I/O
145	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}	180	CLKA	CLKA	CLKA	CLKA
146	GND	GND	GND	GND	181	CLKB	CLKB	CLKB	CLKB
147	I/O	I/O	I/O	I/O	182	NC	NC	NC	NC
148	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	183	GND	GND	GND	GND
149	I/O	I/O	I/O	I/O	184	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
150	I/O	I/O	I/O	I/O	185	GND	GND	GND	GND
151	I/O	I/O	I/O	I/O	186	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
152	I/O	I/O	I/O	I/O	187	I/O	I/O	I/O	V _{CCI}
153	I/O	I/O	I/O	I/O	188	I/O	I/O	I/O	I/O
154	I/O	I/O	I/O	I/O	189	NC	I/O	I/O	I/O
155	NC	I/O	I/O	I/O	190	I/O	I/O	I/O	QCLKC
156	NC	I/O	I/O	I/O	191	I/O	I/O	I/O	I/O
157	GND	GND	GND	GND	192	NC	I/O	I/O	I/O
158	I/O	I/O	I/O	I/O	193	I/O	I/O	I/O	I/O
159	I/O	I/O	I/O	I/O	194	I/O	I/O	I/O	I/O
160	I/O	I/O	I/O	I/O	195	NC	I/O	I/O	I/O
161	I/O	I/O	I/O	I/O	196	I/O	I/O	I/O	I/O
162	I/O	I/O	I/O	I/O	197	I/O	I/O	I/O	I/O
163	I/O	I/O	I/O	I/O	198	NC	I/O	I/O	I/O
164	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	199	I/O	I/O	I/O	I/O
165	I/O	I/O	I/O	I/O	200	I/O	I/O	I/O	I/O
166	I/O	I/O	I/O	I/O	201	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
167	NC	I/O	I/O	I/O	202	NC	I/O	I/O	I/O
168	I/O	I/O	I/O	I/O	203	NC	I/O	I/O	I/O
169	I/O	I/O	I/O	I/O	204	I/O	I/O	I/O	I/O
170	NC	I/O	I/O	I/O	205	NC	I/O	I/O	I/O
171	I/O	I/O	I/O	I/O	206	I/O	I/O	I/O	I/O
172	I/O	I/O	I/O	I/O	207	I/O	I/O	I/O	I/O
173	NC	I/O	I/O	I/O	208	TCK, I/O	TCK, I/O	TCK, I/O	TCK, I/O
174	I/O	I/O	I/O	I/O	L				
175	I/O	I/O	I/O	I/O					



	100-	TQFP	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	I/O	I/O	I/O
80	I/O	I/O	I/O
81	I/O	I/O	I/O
82	V _{CCI}	V _{CCI}	V _{CCI}
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	CLKA	CLKA	CLKA
88	CLKB	CLKB	CLKB
89	NC	NC	NC
90	V _{CCA}	V _{CCA}	V _{CCA}
91	GND	GND	GND
92	PRA, I/O	pra, I/o	pra, I/o
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	I/O	I/O	I/O
99	I/O	I/O	I/O
100	TCK, I/O	TCK, I/O	TCK, I/O

	144-Pi	n TQFP			144-Pi	n TQFP	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
75	I/O	I/O	I/O	111	I/O	I/O	I/O
76	I/O	I/O	I/O	112	I/O	I/O	I/O
77	I/O	I/O	I/O	113	I/O	I/O	I/O
78	I/O	I/O	I/O	114	I/O	I/O	I/O
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O
81	GND	GND	GND	117	I/O	I/O	I/O
82	I/O	I/O	I/O	118	I/O	I/O	I/O
83	I/O	I/O	I/O	119	I/O	I/O	I/O
84	I/O	I/O	I/O	120	I/O	I/O	I/O
85	I/O	I/O	I/O	121	I/O	I/O	I/O
86	I/O	I/O	I/O	122	I/O	I/O	I/O
87	I/O	I/O	I/O	123	I/O	I/O	I/O
88	I/O	I/O	I/O	124	I/O	I/O	I/O
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA
90	NC	NC	NC	126	CLKB	CLKB	CLKB
91	I/O	I/O	I/O	127	NC	NC	NC
92	I/O	I/O	I/O	128	GND	GND	GND
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}
94	I/O	I/O	I/O	130	I/O	I/O	I/O
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O
96	I/O	I/O	I/O	132	I/O	I/O	I/O
97	I/O	I/O	I/O	133	I/O	I/O	I/O
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O
99	GND	GND	GND	135	I/O	I/O	I/O
100	I/O	I/O	I/O	136	I/O	I/O	I/O
101	GND	GND	GND	137	I/O	I/O	I/O
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O
103	I/O	I/O	I/O	139	I/O	I/O	I/O
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}
105	I/O	I/O	I/O	141	I/O	I/O	I/O
106	I/O	I/O	I/O	142	I/O	I/O	I/O
107	I/O	I/O	I/O	143	I/O	I/O	I/O
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O
109	GND	GND	GND	<u> </u>		•	
110	I/O	I/O	I/O				

176-Pi	in TQFP	176-Р	in TQFP	176-Р	in TQFP	176-P	in TQFP
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function
1	GND	37	I/O	73	I/O	109	V _{CCA}
2	TDI, I/O	38	I/O	74	I/O	110	GND
3	I/O	39	I/O	75	I/O	111	I/O
4	I/O	40	I/O	76	I/O	112	I/O
5	I/O	41	I/O	77	I/O	113	I/O
6	I/O	42	I/O	78	I/O	114	I/O
7	I/O	43	I/O	79	I/O	115	I/O
8	I/O	44	GND	80	I/O	116	I/O
9	I/O	45	I/O	81	I/O	117	I/O
10	TMS	46	I/O	82	V _{CCI}	118	I/O
11	V _{CCI}	47	I/O	83	I/O	119	I/O
12	I/O	48	I/O	84	I/O	120	I/O
13	I/O	49	I/O	85	I/O	121	I/O
14	I/O	50	I/O	86	I/O	122	V _{CCA}
15	I/O	51	I/O	87	TDO, I/O	123	GND
16	I/O	52	V _{CCI}	88	I/O	124	V _{CCI}
17	I/O	53	I/O	89	GND	125	I/O
18	I/O	54	I/O	90	I/O	126	I/O
19	I/O	55	I/O	91	I/O	127	I/O
20	I/O	56	I/O	92	I/O	128	I/O
21	GND	57	I/O	93	I/O	129	I/O
22	V _{CCA}	58	I/O	94	I/O	130	I/O
23	GND	59	I/O	95	I/O	131	I/O
24	I/O	60	I/O	96	I/O	132	I/O
25	TRST, I/O	61	I/O	97	I/O	133	GND
26	I/O	62	I/O	98	V _{CCA}	134	I/O
27	I/O	63	I/O	99	V _{CCI}	135	I/O
28	I/O	64	PRB, I/O	100	I/O	136	I/O
29	I/O	65	GND	101	I/O	137	I/O
30	I/O	66	V _{CCA}	102	I/O	138	I/O
31	I/O	67	NC	103	I/O	139	I/O
32	V _{CCI}	68	I/O	104	I/O	140	V _{CCI}
33	V _{CCA}	69	HCLK	105	I/O	141	I/O
34	I/O	70	I/O	106	I/O	142	I/O
35	I/O	71	I/O	107	I/O	143	I/O
36	I/O	72	I/O	108	GND	144	I/O

329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0	0	0	~	~	~	0	~	0	Õ	0	0	0	0	0	~	0
D	0	0	0	0	0	0	0	0	0	0	0	0	0	\bigcirc	0	0	0	0	0	0	~	~	0
E F	0	<u> </u>	0	<u> </u>																0	-	0	0
G	0	<u> </u>	0	\sim																0	\sim	ž	0
н	ŏ	-	õ	-																õ	· ·	õ	<u> </u>
ſ	Ō	Õ	Õ	Ō																Õ	Õ	Õ	Õ
к	0	Ο	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0
L	0	0	0	~						-	-	-	0	Ξ						0	0	0	0
MN	0	$\tilde{}$	~	0						<u> </u>	$\tilde{}$	$\tilde{}$	O	~						0	~	~	0
P	0	0	0	0						-	-	-		-						\bigcirc	\sim	$\tilde{}$	\mathbf{O}
R	-	-	õ	<u> </u>						0	0	\cup		\cup						õ	-	õ	Ŭ
т	Õ	Õ	Õ	Õ																Õ	õ	õ	Õ
υ	0	0	0	0																0	Ο	0	0
V	0	Ο	Ο	Ο																Ο	Ο	Ο	0
W	-	-	0	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0	\sim	0	\sim
Y	0	0	0	0	\sim	~	-	_	-	-	-	-	-	_	_	_	-	-	\sim	0	-	~	~
AA AB	0	0	0	0	0	0	-	<u> </u>	-	-	-	-		-	<u> </u>	-	-	-	0	0		0	0
AC	0	0		~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-
L	\searrow	_	_	_	_	_	_	_	_	_		$\overline{}$		\sim	_	_	_	_	_	_		\sim	\leq

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

	144-Pi	n FBGA									
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number			A54SX32A Function				
G1	I/O	I/O	I/O	K1	I/O	I/O	I/O				
G2	GND	GND	GND	K2	I/O	I/O	I/O				
G3	I/O	I/O	I/O	К3	I/O	I/O	I/O				
G4	I/O	I/O	I/O	К4	I/O	I/O	I/O				
G5	GND	GND	GND	K5	I/O	I/O	I/O				
G6	GND	GND	GND	K6	I/O	I/O	I/O				
G7	GND	GND	GND	K7	GND	GND	GND				
G8	V _{CCI}	V _{CCI}	V _{CCI}	K8	I/O	I/O	I/O				
G9	I/O	I/O	I/O	К9	I/O	I/O	I/O				
G10	I/O	I/O	I/O	K10	GND	GND	GND				
G11	I/O	I/O	I/O	K11	I/O	I/O	I/O				
G12	I/O	I/O	I/O	K12	I/O	I/O	I/O				
H1	TRST, I/O	TRST, I/O	TRST, I/O	L1	GND	GND	GND				
H2	I/O	I/O	I/O	L2	I/O	I/O	I/O				
H3	I/O	I/O	I/O	L3	I/O	I/O	I/O				
H4	I/O	I/O	I/O	L4	I/O	I/O	I/O				
H5	V _{CCA}	V _{CCA}	V _{CCA}	L5	I/O	I/O	I/O				
H6	V _{CCA}	V _{CCA}	V _{CCA}	L6	I/O	I/O	I/O				
H7	V _{CCI}	V _{CCI}	V _{CCI}	L7	HCLK	HCLK	HCLK				
H8	V _{CCI}	V _{CCI}	V _{CCI}	L8	I/O	I/O	I/O				
H9	V _{CCA}	V _{CCA}	V _{CCA}	L9	I/O	I/O	I/O				
H10	I/O	I/O	I/O	L10	I/O	I/O	I/O				
H11	I/O	I/O	I/O	L11	I/O	I/O	I/O				
H12	NC	NC	NC	L12	I/O	I/O	I/O				
J1	I/O	I/O	I/O	M1	I/O	I/O	I/O				
J2	I/O	I/O	I/O	M2	I/O	I/O	I/O				
J3	I/O	I/O	I/O	M3	I/O	I/O	I/O				
J4	I/O	I/O	I/O	M4	I/O	I/O	I/O				
J5	I/O	I/O	I/O	M5	I/O	I/O	I/O				
J6	PRB, I/O	PRB, I/O	PRB, I/O	M6	I/O	I/O	I/O				
J7	I/O	I/O	I/O	M7	V _{CCA}	V _{CCA}	V _{CCA}				
J8	I/O	I/O	I/O	M8	I/O	I/O	I/O				
J9	I/O	I/O	I/O	M9	I/O	I/O	I/O				
J10	I/O	I/O	I/O	M10	I/O	I/O	I/O				
J11	I/O	I/O	I/O	M11	TDO, I/O	TDO, I/O	TDO, I/O				
J12	V _{CCA}	V _{CCA}	V _{CCA}	M12	I/O	I/O	I/O				

484-Pin FBGA

-	12	3 4	4 5	56	7	8 9	9 10) 11	12	13	14	151	617	' 18	19	202	21	22	23	24	2526	_
A B C D E F	1 2 0 0 0 0 0 0 0 0 0 0 0 0				00000			00000	0000	00000	00000			00000	00000		00000	00000	000000	000000	000000	
G H J K L M							Ó	Ó	Ó	Ó	Ó		Ò					00000	00000	0000		
N P R T U V							000	0000	0000	0000	0000							00000	00000	00000		
W Y AA AB AC AD					Ó	00	00	0	0	Ó	Ó	00	0	0	0	00	000	00000	000000	00000	00 00 00 00	
AD AE AF	00 00 00	00	D C	õõ	õ	ÕĊ	0 O	Õ	Õ	õ	Õ	Õ C	Õ	Õ	Õ	Õ	Š	Õ	Õ	Õ	00	

Figure 3-8 • 484-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	-3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the -3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9