

Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	329-BBGA
Supplier Device Package	329-PBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-fbg329

Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a $70\ \Omega$ series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The $70\ \Omega$ series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{\text{DC}} = I_{\text{Standby}} * V_{\text{CCA}}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the *eX, SX-A and RT54SX-S Power Calculator*.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{\text{AC}} = P_{\text{C-cells}} + P_{\text{R-cells}} + P_{\text{CLKA}} + P_{\text{CLKB}} + P_{\text{HCLK}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 2-7

or:

$$\begin{aligned} P_{\text{AC}} = & V_{\text{CCA}}^2 * [(m * C_{\text{EQCM}} * f_m)_{\text{C-cells}} + (m * C_{\text{EQSM}} * f_m)_{\text{R-cells}} + (n * C_{\text{EQI}} * f_n)_{\text{Input Buffer}} + (p * (C_{\text{EQO}} + C_L) * f_p)_{\text{Output Buffer}} \\ & + (0.5 * (q_1 * C_{\text{EQCR}} * f_{q1}) + (r_1 * f_{q1}))_{\text{CLKA}} + (0.5 * (q_2 * C_{\text{EQCR}} * f_{q2}) + (r_2 * f_{q2}))_{\text{CLKB}} + (0.5 * (s_1 * C_{\text{EQHV}} * f_{s1}) + \\ & (C_{\text{EQHF}} * f_{s1}))_{\text{HCLK}}] \end{aligned}$$

EQ 2-8

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the *eX, SX-A and RT54SX-S Power Calculator* worksheet.

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$\theta_{JA} = 17.1^\circ\text{C/W}$ is taken from Table 2-12 on page 2-11

$T_A = 125^\circ\text{C}$ is the maximum limit of ambient (from the datasheet)

$$\text{Max. Allowed Power} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{17.1^\circ\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$T_J = 110^\circ\text{C}$

$T_A = 70^\circ\text{C}$

From the datasheet:

$\theta_{JA} = 18.0^\circ\text{C/W}$

$\theta_{JC} = 3.2^\circ\text{C/W}$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{18.0^\circ\text{C/W}} = 2.22 \text{ W}$$


EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{3.00 \text{ W}} = 13.33^\circ\text{C/W}$$

EQ 2-13

SX-A Timing Model



Note: *Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

$$\begin{aligned}
 \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\
 &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\
 \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\
 &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns}
 \end{aligned}$$

Routed Clock

$$\begin{aligned}
 \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\
 &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\
 \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\
 &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns}
 \end{aligned}$$

Table 2-14 • A54SX08A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	
t_{INYH}	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.1	1.5	ns
t_{INYH}	Input Data Pad to Y High 5 V TTL	0.5	0.6	0.7	0.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V TTL	0.8	0.9	1.1	1.5	ns
Input Module Predicted Routing Delays²						
t_{IRD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.6	ns
t_{IRD2}	FO = 2 Routing Delay	0.5	0.5	0.6	0.8	ns
t_{IRD3}	FO = 3 Routing Delay	0.6	0.7	0.8	1.1	ns
t_{IRD4}	FO = 4 Routing Delay	0.8	0.9	1	1.4	ns
t_{IRD8}	FO = 8 Routing Delay	1.4	1.5	1.8	2.5	ns
t_{IRD12}	FO = 12 Routing Delay	2	2.2	2.6	3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed		-1 Speed		Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
Dedicated (Hardwired) Array Clock Networks								
t_{HCKH}	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8	2.6
t_{HCKL}	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7	2.4
t_{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		ns
t_{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		ns
t_{HCKSW}	Maximum Skew		0.4		0.4		0.5	0.7
t_{HP}	Minimum Period	3.2		3.6		4.2	5.8	ns
f_{HMAX}	Maximum Frequency		313		278		238	172
Routed Array Clock Networks								
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3	1.8
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3	1.8
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7	2.4
t_{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		ns
t_{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		ns
t_{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9	1.3
t_{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9	1.3
t_{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2	1.7

Table 2-21 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹		-2 Speed		-1 Speed		Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
C-Cell Propagation Delays²										
t_{PD}	Internal Array Module	0.9	1.0	1.2	1.4	1.6	1.8	1.9	ns	
Predicted Routing Delays³										
t_{DC}	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns	
t_{FC}	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.4	0.6	ns	
t_{RD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.5	0.6	ns	
t_{RD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.6	0.8	ns	
t_{RD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	0.8	1.1	ns	
t_{RD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.0	1.4	ns	
t_{RD8}	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	1.8	2.5	ns	
t_{RD12}	FO = 12 Routing Delay	1.7	2	2.2	2.6	2.6	2.6	3.6	ns	
R-Cell Timing										
t_{RCO}	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	0.9	1.0	1.3	ns	
t_{CLR}	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	0.8	1.0	1.0	ns	
t_{PRESET}	Asynchronous Preset-to-Q	0.7	0.8	0.8	1.0	1.0	1.4	1.4	ns	
t_{SUD}	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	1.0	1.0	1.4	1.4	ns	
t_{HD}	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t_{WASYN}	Asynchronous Pulse Width	1.3	1.5	1.6	1.9	1.9	2.7	2.7	ns	
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.5	0.7	0.7	ns	
t_{HASYN}	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.4	0.6	0.6	ns	
t_{MPW}	Clock Minimum Pulse Width	1.4	1.7	1.9	2.2	2.2	3.0	3.0	ns	
Input Module Propagation Delays										
t_{INYH}	Input Data Pad to Y High 2.5 V LVC MOS	0.5	0.6	0.7	0.8	0.8	1.1	1.1	ns	
t_{INYL}	Input Data Pad to Y Low 2.5 V LVC MOS	0.8	0.9	1.0	1.1	1.1	1.6	1.6	ns	
t_{INYH}	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	0.7	1.0	1.0	ns	
t_{INYL}	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	1.0	1.0	1.4	1.4	ns	
t_{INYH}	Input Data Pad to Y High 3.3 V LV TTL	0.7	0.7	0.8	1.0	1.0	1.4	1.4	ns	
t_{INYL}	Input Data Pad to Y Low 3.3 V LV TTL	0.9	1.1	1.2	1.4	1.4	2.0	2.0	ns	

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-21 • A54SX16A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
t_{INYH}	Input Data Pad to Y High 5 V PCI	0.5	0.5	0.6	0.7	0.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V PCI	0.7	0.8	0.9	1.1	1.5	ns
t_{IYH}	Input Data Pad to Y High 5 V TTL	0.5	0.5	0.6	0.7	0.9	ns
t_{IYL}	Input Data Pad to Y Low 5 V TTL	0.7	0.8	0.9	1.1	1.5	ns
Input Module Predicted Routing Delays²							
t_{IRD1}	FO = 1 Routing Delay	0.3	0.3	0.3	0.4	0.6	ns
t_{IRD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
t_{IRD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
t_{IRD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
t_{IRD8}	FO = 8 Routing Delay	1.2	1.4	1.5	0.8	2.5	ns
t_{IRD12}	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-24 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.2	1.5	2.2	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
t_{HCKSW}	Maximum Skew	0.3	0.3	0.4	0.4	0.7	ns
t_{HP}	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
f_{HMAX}	Maximum Frequency	357	294	263	227	167	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.6	2.2	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
t_{RCKSW}	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
t_{RCKSW}	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
t_{RCKSW}	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

Note: *All -3 speed grades have been discontinued.

Table 2-28 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
C-Cell Propagation Delays²							
t_{PD}	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns
Predicted Routing Delays³							
t_{DC}	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.6	ns
t_{RD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.6	ns
t_{RD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
t_{RD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
t_{RD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
t_{RD8}	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	2.5	ns
t_{RD12}	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns
R-Cell Timing							
t_{RCO}	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns
t_{CLR}	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns
t_{PRESET}	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns
t_{HD}	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns
t_{WASYN}	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns
t_{HASYN}	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns
t_{MPW}	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns
Input Module Propagation Delays							
t_{INYH}	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns
t_{INYL}	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns
t_{INYH}	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns
t_{INYH}	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-29 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{HCKSW}	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
t_{HP}	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
f_{HMAX}	Maximum Frequency	357	313	278	238	172	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.4	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.0	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{RCKSW}	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
t_{RCKSW}	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
t_{RCKSW}	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

Note: *All -3 speed grades have been discontinued.

Table 2-31 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.7	1.9	2.2	2.6	4.0	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{HCKSW}	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
t_{HP}	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
f_{HMAX}	Maximum Frequency	357	313	278	238	172	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.7	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.5	2.8	3.3	4.5	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.6	2.9	3.4	4.7	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.8	3.2	3.8	5.3	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.8	3.1	3.7	5.2	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{RCKSW}	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
t_{RCKSW}	Maximum Skew (50% Load)	1.0	1.1	1.3	1.5	2.1	ns
t_{RCKSW}	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

Note: *All -3 speed grades have been discontinued.

Table 2-35 • A54SX72A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
t_{INYH}	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.8	1.1	ns
t_{INYL}	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.0	1.2	1.6	ns
t_{INYH}	Input Data Pad to Y High 5 V TTL	0.7	0.8	0.9	1.0	1.4	ns
t_{INYL}	Input Data Pad to Y Low 5 V TTL	0.9	1.1	1.2	1.4	1.9	ns
Input Module Predicted Routing Delays³							
t_{IRD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.7	ns
t_{IRD2}	FO = 2 Routing Delay	0.4	0.5	0.6	0.7	1	ns
t_{IRD3}	FO = 3 Routing Delay	0.5	0.7	0.8	0.9	1.3	ns
t_{IRD4}	FO = 4 Routing Delay	0.7	0.9	1	1.1	1.5	ns
t_{IRD8}	FO = 8 Routing Delay	1.2	1.5	1.7	2.1	2.9	ns
t_{IRD12}	FO = 12 Routing Delay	1.7	2.2	2.5	3	4.2	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-36 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.8	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.8	ns
t_{HPWH}	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
t_{HPWL}	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
t_{HCKSW}	Maximum Skew	1.4	1.6	1.8	2.1	3.3	ns
t_{HP}	Minimum Period	3.0	3.4	4.0	4.6	6.4	ns
f_{HMAX}	Maximum Frequency	333	294	250	217	156	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.3	2.6	2.9	3.4	4.8	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	2.8	3.2	3.7	4.3	6.0	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.8	3.2	3.7	5.2	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	2.9	3.3	3.8	4.5	6.2	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	2.6	3.0	3.4	4.0	5.6	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	3.1	3.6	4.0	4.7	6.6	ns
t_{RPWH}	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
t_{RPWL}	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
t_{RCKSW}	Maximum Skew (Light Load)	1.9	2.2	2.5	3.0	4.1	ns
t_{RCKSW}	Maximum Skew (50% Load)	1.8	2.1	2.4	2.8	3.9	ns
t_{RCKSW}	Maximum Skew (100% Load)	1.8	2.1	2.4	2.8	3.9	ns
Quadrant Array Clock Networks							
t_{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.6	3.0	3.4	4.0	5.6	ns
t_{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)	2.6	3.0	3.3	3.9	5.5	ns
t_{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.8	3.2	3.6	4.3	6.0	ns
t_{QCHKL}	Input High to Low (50% Load) (Pad to R-cell Input)	2.8	3.2	3.6	4.2	5.9	ns

Note: *All -3 speed grades have been discontinued.

208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
71	I/O	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O
73	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA
75	NC	I/O	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND	GND
78	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
79	GND	GND	GND	GND
80	NC	NC	NC	NC
81	I/O	I/O	I/O	I/O
82	HCLK	HCLK	HCLK	HCLK
83	I/O	I/O	I/O	V _{CCI}
84	I/O	I/O	I/O	QCLKB
85	NC	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O
88	NC	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O
91	NC	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O
95	I/O	I/O	I/O	I/O
96	I/O	I/O	I/O	I/O
97	NC	I/O	I/O	I/O
98	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
99	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	I/O	I/O	I/O
105	GND	GND	GND	GND

208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
106	NC	I/O	I/O	I/O
107	I/O	I/O	I/O	I/O
108	NC	I/O	I/O	I/O
109	I/O	I/O	I/O	I/O
110	I/O	I/O	I/O	I/O
111	I/O	I/O	I/O	I/O
112	I/O	I/O	I/O	I/O
113	I/O	I/O	I/O	I/O
114	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
116	NC	I/O	I/O	GND
117	I/O	I/O	I/O	V _{CCA}
118	I/O	I/O	I/O	I/O
119	NC	I/O	I/O	I/O
120	I/O	I/O	I/O	I/O
121	I/O	I/O	I/O	I/O
122	NC	I/O	I/O	I/O
123	I/O	I/O	I/O	I/O
124	I/O	I/O	I/O	I/O
125	NC	I/O	I/O	I/O
126	I/O	I/O	I/O	I/O
127	I/O	I/O	I/O	I/O
128	I/O	I/O	I/O	I/O
129	GND	GND	GND	GND
130	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
131	GND	GND	GND	GND
132	NC	NC	NC	I/O
133	I/O	I/O	I/O	I/O
134	I/O	I/O	I/O	I/O
135	NC	I/O	I/O	I/O
136	I/O	I/O	I/O	I/O
137	I/O	I/O	I/O	I/O
138	NC	I/O	I/O	I/O
139	I/O	I/O	I/O	I/O
140	I/O	I/O	I/O	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
1	GND
2	TDI, I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	TMS
11	V _{CC1}
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	GND
22	V _{CCA}
23	GND
24	I/O
25	TRST, I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	I/O
32	V _{CC1}
33	V _{CCA}
34	I/O
35	I/O
36	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	GND
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	V _{CC1}
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	PRB, I/O
65	GND
66	V _{CCA}
67	NC
68	I/O
69	HCLK
70	I/O
71	I/O
72	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	V _{CC1}
83	I/O
84	I/O
85	I/O
86	I/O
87	TDO, I/O
88	I/O
89	GND
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	V _{CCA}
99	V _{CC1}
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	GND

176-Pin TQFP	
Pin Number	A54SX32A Function
109	V _{CCA}
110	GND
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	V _{CCA}
123	GND
124	V _{CC1}
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	I/O
132	I/O
133	GND
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	V _{CC1}
141	I/O
142	I/O
143	I/O
144	I/O

329-Pin PBGA	
Pin Number	A54SX32A Function
D11	V _{CCA}
D12	NC
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V _{CCI}
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V _{CCA}
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	NC
L10	GND
L11	GND
L12	GND
L13	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
L14	GND
L20	NC
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V _{CCA}
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V _{CCA}
M21	I/O
M22	I/O
M23	V _{CCI}
N1	I/O
N2	TRST, I/O
N3	I/O
N4	I/O
N10	GND
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V _{CCA}
U4	I/O
U20	I/O
U21	V _{CCA}
U22	I/O
U23	I/O
V1	V _{CCI}
V2	I/O
V3	I/O
V4	I/O
V20	I/O
V21	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
K5	I/O	I/O	I/O
K6	V _{CCI}	V _{CCI}	V _{CCI}
K7	GND	GND	GND
K8	GND	GND	GND
K9	GND	GND	GND
K10	GND	GND	GND
K11	V _{CCI}	V _{CCI}	V _{CCI}
K12	I/O	I/O	I/O
K13	I/O	I/O	I/O
K14	I/O	I/O	I/O
K15	NC	I/O	I/O
K16	I/O	I/O	I/O
L1	I/O	I/O	I/O
L2	I/O	I/O	I/O
L3	I/O	I/O	I/O
L4	I/O	I/O	I/O
L5	I/O	I/O	I/O
L6	I/O	I/O	I/O
L7	V _{CCI}	V _{CCI}	V _{CCI}
L8	V _{CCI}	V _{CCI}	V _{CCI}
L9	V _{CCI}	V _{CCI}	V _{CCI}
L10	V _{CCI}	V _{CCI}	V _{CCI}
L11	I/O	I/O	I/O
L12	I/O	I/O	I/O
L13	I/O	I/O	I/O
L14	I/O	I/O	I/O
L15	I/O	I/O	I/O
L16	NC	I/O	I/O
M1	I/O	I/O	I/O
M2	I/O	I/O	I/O
M3	I/O	I/O	I/O
M4	I/O	I/O	I/O
M5	I/O	I/O	I/O
M6	I/O	I/O	I/O
M7	I/O	I/O	QCLKA
M8	PRB, I/O	PRB, I/O	PRB, I/O
M9	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
M10	I/O	I/O	I/O
M11	I/O	I/O	I/O
M12	NC	I/O	I/O
M13	I/O	I/O	I/O
M14	NC	I/O	I/O
M15	I/O	I/O	I/O
M16	I/O	I/O	I/O
N1	I/O	I/O	I/O
N2	I/O	I/O	I/O
N3	I/O	I/O	I/O
N4	I/O	I/O	I/O
N5	I/O	I/O	I/O
N6	I/O	I/O	I/O
N7	I/O	I/O	I/O
N8	I/O	I/O	I/O
N9	I/O	I/O	I/O
N10	I/O	I/O	I/O
N11	I/O	I/O	I/O
N12	I/O	I/O	I/O
N13	I/O	I/O	I/O
N14	I/O	I/O	I/O
N15	I/O	I/O	I/O
N16	I/O	I/O	I/O
P1	I/O	I/O	I/O
P2	GND	GND	GND
P3	I/O	I/O	I/O
P4	I/O	I/O	I/O
P5	NC	I/O	I/O
P6	I/O	I/O	I/O
P7	I/O	I/O	I/O
P8	I/O	I/O	I/O
P9	I/O	I/O	I/O
P10	NC	I/O	I/O
P11	I/O	I/O	I/O
P12	I/O	I/O	I/O
P13	V _{CCA}	V _{CCA}	V _{CCA}
P14	I/O	I/O	I/O