



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                      |
| Number of LABs/CLBs            | 2880                                                                                                                                          |
| Number of Logic Elements/Cells | -                                                                                                                                             |
| Total RAM Bits                 | -                                                                                                                                             |
| Number of I/O                  | 111                                                                                                                                           |
| Number of Gates                | 48000                                                                                                                                         |
| Voltage - Supply               | 2.25V ~ 5.25V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                               |
| Package / Case                 | 144-LBGA                                                                                                                                      |
| Supplier Device Package        | 144-FPGA (13x13)                                                                                                                              |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a54sx32a-ffgg144">https://www.e-xfl.com/product-detail/microsemi/a54sx32a-ffgg144</a> |




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

## Other Architectural Features

### Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using  $0.22\ \mu\text{m}$  /  $0.25\ \mu\text{m}$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of  $25\ \Omega$  with capacitance of  $1.0\ \text{fF}$  for low signal impedance.

### Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

### User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

## I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pin-to-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{CC1}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and  $V_{CC1}$  is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately  $50\ \text{k}\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os*. Just slightly before  $V_{CCA}$  reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

## Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

### Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

### Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V<sub>CC</sub> should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 • Boundary-Scan Pin Configurations and Functions

| Mode                | Designer "Reserve JTAG" Selection | TAP Controller State        |
|---------------------|-----------------------------------|-----------------------------|
| Dedicated (JTAG)    | Checked                           | Any                         |
| Flexible (User I/O) | Unchecked                         | Test-Logic-Reset            |
| Flexible (JTAG)     | Unchecked                         | Any EXCEPT Test-Logic-Reset |

Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

| Pin                     | Function                                                                             |
|-------------------------|--------------------------------------------------------------------------------------|
| Reserve JTAG            | Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS) |
| Reserve JTAG Test Reset | Regular I/O or JTAG reset with an internal pull-up                                   |
| Reserve Probe           | Keeps pins from being used or regular I/O                                            |

### TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

**Where:**

- $C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF  
 $C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF  
 $C_{EQI}$  = Equivalent capacitance of input buffers in pF  
 $C_{EQO}$  = Equivalent capacitance of output buffers in pF  
 $C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF  
 $C_{EQHV}$  = Variable capacitance of HCLK in pF  
 $C_{EQHF}$  = Fixed capacitance of HCLK in pF  
 $C_L$  = Output lead capacitance in pF  
 $f_m$  = Average logic module switching rate in MHz  
 $f_n$  = Average input buffer switching rate in MHz  
 $f_p$  = Average output buffer switching rate in MHz  
 $f_{q1}$  = Average CLKA rate in MHz  
 $f_{q2}$  = Average CLKB rate in MHz  
 $f_{s1}$  = Average HCLK rate in MHz  
 $m$  = Number of logic modules switching at  $f_m$   
 $n$  = Number of input buffers switching at  $f_n$   
 $p$  = Number of output buffers switching at  $f_p$   
 $q_1$  = Number of clock loads on CLKA  
 $q_2$  = Number of clock loads on CLKB  
 $r_1$  = Fixed capacitance due to CLKA  
 $r_2$  = Fixed capacitance due to CLKB  
 $s_1$  = Number of clock loads on HCLK  
 $x$  = Number of I/Os at logic low  
 $y$  = Number of I/Os at logic high

**Table 2-11 • CEQ Values for SX-A Devices**

|                                                  | <b>A54SX08A</b> | <b>A54SX16A</b> | <b>A54SX32A</b> | <b>A54SX72A</b> |
|--------------------------------------------------|-----------------|-----------------|-----------------|-----------------|
| Combinatorial modules ( $C_{EQCM}$ )             | 1.70 pF         | 2.00 pF         | 2.00 pF         | 1.80 pF         |
| Sequential modules ( $C_{EQSM}$ )                | 1.50 pF         | 1.50 pF         | 1.30 pF         | 1.50 pF         |
| Input buffers ( $C_{EQI}$ )                      | 1.30 pF         | 1.30 pF         | 1.30 pF         | 1.30 pF         |
| Output buffers ( $C_{EQO}$ )                     | 7.40 pF         | 7.40 pF         | 7.40 pF         | 7.40 pF         |
| Routed array clocks ( $C_{EQCR}$ )               | 1.05 pF         | 1.05 pF         | 1.05 pF         | 1.05 pF         |
| Dedicated array clocks – variable ( $C_{EQHV}$ ) | 0.85 pF         | 0.85 pF         | 0.85 pF         | 0.85 pF         |
| Dedicated array clocks – fixed ( $C_{EQHF}$ )    | 30.00 pF        | 55.00 pF        | 110.00 pF       | 240.00 pF       |
| Routed array clock A ( $r_1$ )                   | 35.00 pF        | 50.00 pF        | 90.00 pF        | 310.00 pF       |

Table 2-16 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                  | Description                                          | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              | 1.3      |      | 1.5      |      | 1.7        |      | 2.6      |      | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              | 1.1      |      | 1.3      |      | 1.5        |      | 2.2      |      | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         | 0.4      |      | 0.5      |      | 0.5        |      | 0.8      |      | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    | 313      |      | 278      |      | 238        |      | 172      |      | MHz   |
| Routed Array Clock Networks                |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) | 0.8      |      | 0.9      |      | 1.1        |      | 1.5      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) | 1.1      |      | 1.2      |      | 1.4        |      | 2        |      | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   | 0.8      |      | 0.9      |      | 1.1        |      | 1.5      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   | 1.1      |      | 1.2      |      | 1.4        |      | 2        |      | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  | 1.1      |      | 1.2      |      | 1.4        |      | 1.9      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  | 1.2      |      | 1.3      |      | 1.6        |      | 2.2      |      | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             | 0.8      |      | 0.9      |      | 1.1        |      | 1.5      |      | ns    |

Table 2-17 • **A54SX08A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |          | 1.2  |          | 1.3  |            | 1.5  |          | 2.3  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |          | 1.0  |          | 1.2  |            | 1.4  |          | 2.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |          | 0.4  |          | 0.4  |            | 0.5  |          | 0.8  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |          | 1.5  |          | 1.7  |            | 2.0  |          | 2.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |          | 1.6  |          | 1.8  |            | 2.1  |          | 2.9  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |          | 0.8  |          | 1.0  |            | 1.1  |          | 1.5  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |          | 0.9  |          | 1.0  |            | 1.2  |          | 1.7  | ns    |

Table 2-29 • **A54SX32A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.6  |          | 0.6  |          | 0.7  |            | 0.8  |          | 1.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.2  |          | 2.5  |          | 2.9  |            | 3.4  |          | 4.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.1  |          | 2.4  |          | 2.7  |            | 3.2  |          | 4.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 2.2  |          | 2.5  |          | 2.8  |            | 3.3  |          | 4.6  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.5  |          | 2.9  |          | 3.2  |            | 3.8  |          | 5.3  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.0  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.6  |          | 0.6  |          | 0.7  |            | 0.8  |          | 1.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.2  |          | 2.5  |          | 2.8  |            | 3.3  |          | 4.6  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.1  |          | 2.4  |          | 2.7  |            | 3.2  |          | 4.5  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.3  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5    | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 2.2  |          | 2.5  |          | 2.9  |            | 3.4  |          | 4.7  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.4  |          | 2.8  |          | 3.2  |            | 3.7  |          | 5.2  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 2.4  |          | 2.8  |          | 3.1  |            | 3.7  |          | 5.1  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

**Table 2-34 • A54SX32A Timing Characteristics**
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                 | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|-------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                           |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 5 V PCI Output Module Timing <sup>2</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 2.1                   |      | 2.4      |      | 2.8      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 2.8                   |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.9      |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 1.3                   |      | 1.5      |      | 1.7      |      | 2.0        |      | 2.8      |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 2.1                   |      | 2.4      |      | 2.8      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.0                   |      | 3.5      |      | 3.9      |      | 4.6        |      | 6.4      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 2.8                   |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.9      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.016                 |      | 0.016    |      | 0.02     |      | 0.022      |      | 0.032    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.026                 |      | 0.03     |      | 0.032    |      | 0.04       |      | 0.052    |      | ns/pF |
| 5 V TTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 1.9                   |      | 2.2      |      | 2.5      |      | 2.9        |      | 4.1      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 2.5                   |      | 2.9      |      | 3.3      |      | 3.9        |      | 5.4      |      | ns    |
| t <sub>DHLS</sub>                         | Data-to-Pad High to Low—low slew | 6.6                   |      | 7.6      |      | 8.6      |      | 10.1       |      | 14.2     |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 2.1                   |      | 2.4      |      | 2.7      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENZLS</sub>                        | Enable-to-Pad, Z to L—low slew   | 7.4                   |      | 8.4      |      | 9.5      |      | 11.0       |      | 15.4     |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 1.9                   |      | 2.2      |      | 2.5      |      | 2.9        |      | 4.1      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.6                   |      | 4.2      |      | 4.7      |      | 5.6        |      | 7.8      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 2.5                   |      | 2.9      |      | 3.3      |      | 3.9        |      | 5.4      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.014                 |      | 0.017    |      | 0.017    |      | 0.023      |      | 0.031    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.023                 |      | 0.029    |      | 0.031    |      | 0.037      |      | 0.051    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>            | Delta High to Low—low slew       | 0.043                 |      | 0.046    |      | 0.057    |      | 0.066      |      | 0.089    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-41 • **A54SX72A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                 | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|-------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                           |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 5 V PCI Output Module Timing <sup>2</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 3.4                   |      | 3.9      |      | 4.4      |      | 5.1        |      | 7.2      |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 1.3                   |      | 1.5      |      | 1.7      |      | 2.0        |      | 2.8      |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.0                   |      | 3.5      |      | 3.9      |      | 4.6        |      | 6.4      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 3.4                   |      | 3.9      |      | 4.4      |      | 5.1        |      | 7.2      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.016                 |      | 0.016    |      | 0.02     |      | 0.022      |      | 0.032    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.026                 |      | 0.03     |      | 0.032    |      | 0.04       |      | 0.052    |      | ns/pF |
| 5 V TTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 2.4                   |      | 2.8      |      | 3.1      |      | 3.7        |      | 5.1      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 3.1                   |      | 3.5      |      | 4.0      |      | 4.7        |      | 6.6      |      | ns    |
| t <sub>DHLS</sub>                         | Data-to-Pad High to Low—low slew | 7.4                   |      | 8.5      |      | 9.7      |      | 11.4       |      | 15.9     |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 2.1                   |      | 2.4      |      | 2.7      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENZLS</sub>                        | Enable-to-Pad, Z to L—low slew   | 7.4                   |      | 8.4      |      | 9.5      |      | 11.0       |      | 15.4     |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 2.4                   |      | 2.8      |      | 3.1      |      | 3.7        |      | 5.1      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.6                   |      | 4.2      |      | 4.7      |      | 5.6        |      | 7.8      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 3.1                   |      | 3.5      |      | 4.0      |      | 4.7        |      | 6.6      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.014                 |      | 0.017    |      | 0.017    |      | 0.023      |      | 0.031    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.023                 |      | 0.029    |      | 0.031    |      | 0.037      |      | 0.051    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>            | Delta High to Low—low slew       | 0.043                 |      | 0.046    |      | 0.057    |      | 0.066      |      | 0.089    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 1            | GND               | GND               | GND               | GND               |
| 2            | TDI, I/O          | TDI, I/O          | TDI, I/O          | TDI, I/O          |
| 3            | I/O               | I/O               | I/O               | I/O               |
| 4            | NC                | I/O               | I/O               | I/O               |
| 5            | I/O               | I/O               | I/O               | I/O               |
| 6            | NC                | I/O               | I/O               | I/O               |
| 7            | I/O               | I/O               | I/O               | I/O               |
| 8            | I/O               | I/O               | I/O               | I/O               |
| 9            | I/O               | I/O               | I/O               | I/O               |
| 10           | I/O               | I/O               | I/O               | I/O               |
| 11           | TMS               | TMS               | TMS               | TMS               |
| 12           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 13           | I/O               | I/O               | I/O               | I/O               |
| 14           | NC                | I/O               | I/O               | I/O               |
| 15           | I/O               | I/O               | I/O               | I/O               |
| 16           | I/O               | I/O               | I/O               | I/O               |
| 17           | NC                | I/O               | I/O               | I/O               |
| 18           | I/O               | I/O               | I/O               | GND               |
| 19           | I/O               | I/O               | I/O               | V <sub>CCA</sub>  |
| 20           | NC                | I/O               | I/O               | I/O               |
| 21           | I/O               | I/O               | I/O               | I/O               |
| 22           | I/O               | I/O               | I/O               | I/O               |
| 23           | NC                | I/O               | I/O               | I/O               |
| 24           | I/O               | I/O               | I/O               | I/O               |
| 25           | NC                | NC                | NC                | I/O               |
| 26           | GND               | GND               | GND               | GND               |
| 27           | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 28           | GND               | GND               | GND               | GND               |
| 29           | I/O               | I/O               | I/O               | I/O               |
| 30           | TRST, I/O         | TRST, I/O         | TRST, I/O         | TRST, I/O         |
| 31           | NC                | I/O               | I/O               | I/O               |
| 32           | I/O               | I/O               | I/O               | I/O               |
| 33           | I/O               | I/O               | I/O               | I/O               |
| 34           | I/O               | I/O               | I/O               | I/O               |
| 35           | NC                | I/O               | I/O               | I/O               |

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 36           | I/O               | I/O               | I/O               | I/O               |
| 37           | I/O               | I/O               | I/O               | I/O               |
| 38           | I/O               | I/O               | I/O               | I/O               |
| 39           | NC                | I/O               | I/O               | I/O               |
| 40           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 41           | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 42           | I/O               | I/O               | I/O               | I/O               |
| 43           | I/O               | I/O               | I/O               | I/O               |
| 44           | I/O               | I/O               | I/O               | I/O               |
| 45           | I/O               | I/O               | I/O               | I/O               |
| 46           | I/O               | I/O               | I/O               | I/O               |
| 47           | I/O               | I/O               | I/O               | I/O               |
| 48           | NC                | I/O               | I/O               | I/O               |
| 49           | I/O               | I/O               | I/O               | I/O               |
| 50           | NC                | I/O               | I/O               | I/O               |
| 51           | I/O               | I/O               | I/O               | I/O               |
| 52           | GND               | GND               | GND               | GND               |
| 53           | I/O               | I/O               | I/O               | I/O               |
| 54           | I/O               | I/O               | I/O               | I/O               |
| 55           | I/O               | I/O               | I/O               | I/O               |
| 56           | I/O               | I/O               | I/O               | I/O               |
| 57           | I/O               | I/O               | I/O               | I/O               |
| 58           | I/O               | I/O               | I/O               | I/O               |
| 59           | I/O               | I/O               | I/O               | I/O               |
| 60           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 61           | NC                | I/O               | I/O               | I/O               |
| 62           | I/O               | I/O               | I/O               | I/O               |
| 63           | I/O               | I/O               | I/O               | I/O               |
| 64           | NC                | I/O               | I/O               | I/O               |
| 65           | I/O               | I/O               | NC                | I/O               |
| 66           | I/O               | I/O               | I/O               | I/O               |
| 67           | NC                | I/O               | I/O               | I/O               |
| 68           | I/O               | I/O               | I/O               | I/O               |
| 69           | I/O               | I/O               | I/O               | I/O               |
| 70           | NC                | I/O               | I/O               | I/O               |

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 141          | NC                | I/O               | I/O               | I/O               |
| 142          | I/O               | I/O               | I/O               | I/O               |
| 143          | NC                | I/O               | I/O               | I/O               |
| 144          | I/O               | I/O               | I/O               | I/O               |
| 145          | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 146          | GND               | GND               | GND               | GND               |
| 147          | I/O               | I/O               | I/O               | I/O               |
| 148          | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 149          | I/O               | I/O               | I/O               | I/O               |
| 150          | I/O               | I/O               | I/O               | I/O               |
| 151          | I/O               | I/O               | I/O               | I/O               |
| 152          | I/O               | I/O               | I/O               | I/O               |
| 153          | I/O               | I/O               | I/O               | I/O               |
| 154          | I/O               | I/O               | I/O               | I/O               |
| 155          | NC                | I/O               | I/O               | I/O               |
| 156          | NC                | I/O               | I/O               | I/O               |
| 157          | GND               | GND               | GND               | GND               |
| 158          | I/O               | I/O               | I/O               | I/O               |
| 159          | I/O               | I/O               | I/O               | I/O               |
| 160          | I/O               | I/O               | I/O               | I/O               |
| 161          | I/O               | I/O               | I/O               | I/O               |
| 162          | I/O               | I/O               | I/O               | I/O               |
| 163          | I/O               | I/O               | I/O               | I/O               |
| 164          | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 165          | I/O               | I/O               | I/O               | I/O               |
| 166          | I/O               | I/O               | I/O               | I/O               |
| 167          | NC                | I/O               | I/O               | I/O               |
| 168          | I/O               | I/O               | I/O               | I/O               |
| 169          | I/O               | I/O               | I/O               | I/O               |
| 170          | NC                | I/O               | I/O               | I/O               |
| 171          | I/O               | I/O               | I/O               | I/O               |
| 172          | I/O               | I/O               | I/O               | I/O               |
| 173          | NC                | I/O               | I/O               | I/O               |
| 174          | I/O               | I/O               | I/O               | I/O               |
| 175          | I/O               | I/O               | I/O               | I/O               |

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 176          | NC                | I/O               | I/O               | I/O               |
| 177          | I/O               | I/O               | I/O               | I/O               |
| 178          | I/O               | I/O               | I/O               | QCLKD             |
| 179          | I/O               | I/O               | I/O               | I/O               |
| 180          | CLKA              | CLKA              | CLKA              | CLKA              |
| 181          | CLKB              | CLKB              | CLKB              | CLKB              |
| 182          | NC                | NC                | NC                | NC                |
| 183          | GND               | GND               | GND               | GND               |
| 184          | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 185          | GND               | GND               | GND               | GND               |
| 186          | PRA, I/O          | PRA, I/O          | PRA, I/O          | PRA, I/O          |
| 187          | I/O               | I/O               | I/O               | V <sub>CCI</sub>  |
| 188          | I/O               | I/O               | I/O               | I/O               |
| 189          | NC                | I/O               | I/O               | I/O               |
| 190          | I/O               | I/O               | I/O               | QCLKC             |
| 191          | I/O               | I/O               | I/O               | I/O               |
| 192          | NC                | I/O               | I/O               | I/O               |
| 193          | I/O               | I/O               | I/O               | I/O               |
| 194          | I/O               | I/O               | I/O               | I/O               |
| 195          | NC                | I/O               | I/O               | I/O               |
| 196          | I/O               | I/O               | I/O               | I/O               |
| 197          | I/O               | I/O               | I/O               | I/O               |
| 198          | NC                | I/O               | I/O               | I/O               |
| 199          | I/O               | I/O               | I/O               | I/O               |
| 200          | I/O               | I/O               | I/O               | I/O               |
| 201          | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 202          | NC                | I/O               | I/O               | I/O               |
| 203          | NC                | I/O               | I/O               | I/O               |
| 204          | I/O               | I/O               | I/O               | I/O               |
| 205          | NC                | I/O               | I/O               | I/O               |
| 206          | I/O               | I/O               | I/O               | I/O               |
| 207          | I/O               | I/O               | I/O               | I/O               |
| 208          | TCK, I/O          | TCK, I/O          | TCK, I/O          | TCK, I/O          |

| 100-TQFP   |                      |                      |                      |
|------------|----------------------|----------------------|----------------------|
| Pin Number | A54SX08A<br>Function | A54SX16A<br>Function | A54SX32A<br>Function |
| 71         | I/O                  | I/O                  | I/O                  |
| 72         | I/O                  | I/O                  | I/O                  |
| 73         | I/O                  | I/O                  | I/O                  |
| 74         | I/O                  | I/O                  | I/O                  |
| 75         | I/O                  | I/O                  | I/O                  |
| 76         | I/O                  | I/O                  | I/O                  |
| 77         | I/O                  | I/O                  | I/O                  |
| 78         | I/O                  | I/O                  | I/O                  |
| 79         | I/O                  | I/O                  | I/O                  |
| 80         | I/O                  | I/O                  | I/O                  |
| 81         | I/O                  | I/O                  | I/O                  |
| 82         | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| 83         | I/O                  | I/O                  | I/O                  |
| 84         | I/O                  | I/O                  | I/O                  |
| 85         | I/O                  | I/O                  | I/O                  |
| 86         | I/O                  | I/O                  | I/O                  |
| 87         | CLKA                 | CLKA                 | CLKA                 |
| 88         | CLKB                 | CLKB                 | CLKB                 |
| 89         | NC                   | NC                   | NC                   |
| 90         | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| 91         | GND                  | GND                  | GND                  |
| 92         | PRA, I/O             | PRA, I/O             | PRA, I/O             |
| 93         | I/O                  | I/O                  | I/O                  |
| 94         | I/O                  | I/O                  | I/O                  |
| 95         | I/O                  | I/O                  | I/O                  |
| 96         | I/O                  | I/O                  | I/O                  |
| 97         | I/O                  | I/O                  | I/O                  |
| 98         | I/O                  | I/O                  | I/O                  |
| 99         | I/O                  | I/O                  | I/O                  |
| 100        | TCK, I/O             | TCK, I/O             | TCK, I/O             |

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A545X16A<br>Function | A545X32A<br>Function | A545X72A<br>Function |
| E11          | I/O                  | I/O                  | I/O                  |
| E12          | I/O                  | I/O                  | I/O                  |
| E13          | NC                   | I/O                  | I/O                  |
| E14          | I/O                  | I/O                  | I/O                  |
| E15          | I/O                  | I/O                  | I/O                  |
| E16          | I/O                  | I/O                  | I/O                  |
| F1           | I/O                  | I/O                  | I/O                  |
| F2           | I/O                  | I/O                  | I/O                  |
| F3           | I/O                  | I/O                  | I/O                  |
| F4           | TMS                  | TMS                  | TMS                  |
| F5           | I/O                  | I/O                  | I/O                  |
| F6           | I/O                  | I/O                  | I/O                  |
| F7           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F8           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F9           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F10          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F11          | I/O                  | I/O                  | I/O                  |
| F12          | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| F13          | I/O                  | I/O                  | I/O                  |
| F14          | I/O                  | I/O                  | I/O                  |
| F15          | I/O                  | I/O                  | I/O                  |
| F16          | I/O                  | I/O                  | I/O                  |
| G1           | NC                   | I/O                  | I/O                  |
| G2           | I/O                  | I/O                  | I/O                  |
| G3           | NC                   | I/O                  | I/O                  |
| G4           | I/O                  | I/O                  | I/O                  |
| G5           | I/O                  | I/O                  | I/O                  |
| G6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| G7           | GND                  | GND                  | GND                  |
| G8           | GND                  | GND                  | GND                  |
| G9           | GND                  | GND                  | GND                  |
| G10          | GND                  | GND                  | GND                  |
| G11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| G12          | I/O                  | I/O                  | I/O                  |
| G13          | GND                  | GND                  | GND                  |
| G14          | NC                   | I/O                  | I/O                  |
| G15          | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A545X16A<br>Function | A545X32A<br>Function | A545X72A<br>Function |
| G16          | I/O                  | I/O                  | I/O                  |
| H1           | I/O                  | I/O                  | I/O                  |
| H2           | I/O                  | I/O                  | I/O                  |
| H3           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| H4           | TRST, I/O            | TRST, I/O            | TRST, I/O            |
| H5           | I/O                  | I/O                  | I/O                  |
| H6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| H7           | GND                  | GND                  | GND                  |
| H8           | GND                  | GND                  | GND                  |
| H9           | GND                  | GND                  | GND                  |
| H10          | GND                  | GND                  | GND                  |
| H11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| H12          | I/O                  | I/O                  | I/O                  |
| H13          | I/O                  | I/O                  | I/O                  |
| H14          | I/O                  | I/O                  | I/O                  |
| H15          | I/O                  | I/O                  | I/O                  |
| H16          | NC                   | I/O                  | I/O                  |
| J1           | NC                   | I/O                  | I/O                  |
| J2           | NC                   | I/O                  | I/O                  |
| J3           | NC                   | I/O                  | I/O                  |
| J4           | I/O                  | I/O                  | I/O                  |
| J5           | I/O                  | I/O                  | I/O                  |
| J6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| J7           | GND                  | GND                  | GND                  |
| J8           | GND                  | GND                  | GND                  |
| J9           | GND                  | GND                  | GND                  |
| J10          | GND                  | GND                  | GND                  |
| J11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| J12          | I/O                  | I/O                  | I/O                  |
| J13          | I/O                  | I/O                  | I/O                  |
| J14          | I/O                  | I/O                  | I/O                  |
| J15          | I/O                  | I/O                  | I/O                  |
| J16          | I/O                  | I/O                  | I/O                  |
| K1           | I/O                  | I/O                  | I/O                  |
| K2           | I/O                  | I/O                  | I/O                  |
| K3           | NC                   | I/O                  | I/O                  |
| K4           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function |
| P15          | I/O                  | I/O                  | I/O                  |
| P16          | I/O                  | I/O                  | I/O                  |
| R1           | I/O                  | I/O                  | I/O                  |
| R2           | GND                  | GND                  | GND                  |
| R3           | I/O                  | I/O                  | I/O                  |
| R4           | NC                   | I/O                  | I/O                  |
| R5           | I/O                  | I/O                  | I/O                  |
| R6           | I/O                  | I/O                  | I/O                  |
| R7           | I/O                  | I/O                  | I/O                  |
| R8           | I/O                  | I/O                  | I/O                  |
| R9           | HCLK                 | HCLK                 | HCLK                 |
| R10          | I/O                  | I/O                  | QCLKB                |
| R11          | I/O                  | I/O                  | I/O                  |
| R12          | I/O                  | I/O                  | I/O                  |
| R13          | I/O                  | I/O                  | I/O                  |
| R14          | I/O                  | I/O                  | I/O                  |
| R15          | GND                  | GND                  | GND                  |
| R16          | GND                  | GND                  | GND                  |
| T1           | GND                  | GND                  | GND                  |
| T2           | I/O                  | I/O                  | I/O                  |
| T3           | I/O                  | I/O                  | I/O                  |
| T4           | NC                   | I/O                  | I/O                  |
| T5           | I/O                  | I/O                  | I/O                  |
| T6           | I/O                  | I/O                  | I/O                  |
| T7           | I/O                  | I/O                  | I/O                  |
| T8           | I/O                  | I/O                  | I/O                  |
| T9           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| T10          | I/O                  | I/O                  | I/O                  |
| T11          | I/O                  | I/O                  | I/O                  |
| T12          | NC                   | I/O                  | I/O                  |
| T13          | I/O                  | I/O                  | I/O                  |
| T14          | I/O                  | I/O                  | I/O                  |
| T15          | TDO, I/O             | TDO, I/O             | TDO, I/O             |
| T16          | GND                  | GND                  | GND                  |

## 484-Pin FBGA




Figure 3-8 • 484-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| AD18         | I/O               | I/O               |
| AD19         | I/O               | I/O               |
| AD20         | I/O               | I/O               |
| AD21         | I/O               | I/O               |
| AD22         | I/O               | I/O               |
| AD23         | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AD24         | NC*               | I/O               |
| AD25         | NC*               | I/O               |
| AD26         | NC*               | I/O               |
| AE1          | NC*               | NC                |
| AE2          | I/O               | I/O               |
| AE3          | NC*               | I/O               |
| AE4          | NC*               | I/O               |
| AE5          | NC*               | I/O               |
| AE6          | NC*               | I/O               |
| AE7          | I/O               | I/O               |
| AE8          | I/O               | I/O               |
| AE9          | I/O               | I/O               |
| AE10         | I/O               | I/O               |
| AE11         | NC*               | I/O               |
| AE12         | I/O               | I/O               |
| AE13         | I/O               | I/O               |
| AE14         | I/O               | I/O               |
| AE15         | NC*               | I/O               |
| AE16         | NC*               | I/O               |
| AE17         | I/O               | I/O               |
| AE18         | I/O               | I/O               |
| AE19         | I/O               | I/O               |
| AE20         | I/O               | I/O               |
| AE21         | NC*               | I/O               |
| AE22         | NC*               | I/O               |
| AE23         | NC*               | I/O               |
| AE24         | NC*               | I/O               |
| AE25         | NC*               | NC                |
| AE26         | NC*               | NC                |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| AF1          | NC*               | NC                |
| AF2          | NC*               | NC                |
| AF3          | NC                | I/O               |
| AF4          | NC*               | I/O               |
| AF5          | NC*               | I/O               |
| AF6          | NC*               | I/O               |
| AF7          | I/O               | I/O               |
| AF8          | I/O               | I/O               |
| AF9          | I/O               | I/O               |
| AF10         | I/O               | I/O               |
| AF11         | NC*               | I/O               |
| AF12         | NC*               | NC                |
| AF13         | HCLK              | HCLK              |
| AF14         | I/O               | QCLKB             |
| AF15         | NC*               | I/O               |
| AF16         | NC*               | I/O               |
| AF17         | I/O               | I/O               |
| AF18         | I/O               | I/O               |
| AF19         | I/O               | I/O               |
| AF20         | NC*               | I/O               |
| AF21         | NC*               | I/O               |
| AF22         | NC*               | I/O               |
| AF23         | NC*               | I/O               |
| AF24         | NC*               | I/O               |
| AF25         | NC*               | NC                |
| AF26         | NC*               | NC                |
| B1           | NC*               | NC                |
| B2           | NC*               | NC                |
| B3           | NC*               | I/O               |
| B4           | NC*               | I/O               |
| B5           | NC*               | I/O               |
| B6           | I/O               | I/O               |
| B7           | I/O               | I/O               |
| B8           | I/O               | I/O               |
| B9           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| B10          | I/O               | I/O               |
| B11          | NC*               | I/O               |
| B12          | NC*               | I/O               |
| B13          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| B14          | CLKA              | CLKA              |
| B15          | NC*               | I/O               |
| B16          | NC*               | I/O               |
| B17          | I/O               | I/O               |
| B18          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| B19          | I/O               | I/O               |
| B20          | I/O               | I/O               |
| B21          | NC*               | I/O               |
| B22          | NC*               | I/O               |
| B23          | NC*               | I/O               |
| B24          | NC*               | I/O               |
| B25          | I/O               | I/O               |
| B26          | NC*               | NC                |
| C1           | NC*               | I/O               |
| C2           | NC*               | I/O               |
| C3           | NC*               | I/O               |
| C4           | NC*               | I/O               |
| C5           | I/O               | I/O               |
| C6           | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| C7           | I/O               | I/O               |
| C8           | I/O               | I/O               |
| C9           | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| C10          | I/O               | I/O               |
| C11          | I/O               | I/O               |
| C12          | I/O               | I/O               |
| C13          | PRA, I/O          | PRA, I/O          |
| C14          | I/O               | I/O               |
| C15          | I/O               | QCLKD             |
| C16          | I/O               | I/O               |
| C17          | I/O               | I/O               |
| C18          | I/O               | I/O               |

**Note:** \*These pins must be left floating on the A54SX32A device.

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| K10          | GND               | GND               |
| K11          | GND               | GND               |
| K12          | GND               | GND               |
| K13          | GND               | GND               |
| K14          | GND               | GND               |
| K15          | GND               | GND               |
| K16          | GND               | GND               |
| K17          | GND               | GND               |
| K22          | I/O               | I/O               |
| K23          | I/O               | I/O               |
| K24          | NC *              | NC                |
| K25          | NC *              | I/O               |
| K26          | NC *              | I/O               |
| L1           | NC *              | I/O               |
| L2           | NC *              | I/O               |
| L3           | I/O               | I/O               |
| L4           | I/O               | I/O               |
| L5           | I/O               | I/O               |
| L10          | GND               | GND               |
| L11          | GND               | GND               |
| L12          | GND               | GND               |
| L13          | GND               | GND               |
| L14          | GND               | GND               |
| L15          | GND               | GND               |
| L16          | GND               | GND               |
| L17          | GND               | GND               |
| L22          | I/O               | I/O               |
| L23          | I/O               | I/O               |
| L24          | I/O               | I/O               |
| L25          | I/O               | I/O               |
| L26          | I/O               | I/O               |
| M1           | NC *              | NC                |
| M2           | I/O               | I/O               |
| M3           | I/O               | I/O               |
| M4           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| M5           | I/O               | I/O               |
| M10          | GND               | GND               |
| M11          | GND               | GND               |
| M12          | GND               | GND               |
| M13          | GND               | GND               |
| M14          | GND               | GND               |
| M15          | GND               | GND               |
| M16          | GND               | GND               |
| M17          | GND               | GND               |
| M22          | I/O               | I/O               |
| M23          | I/O               | I/O               |
| M24          | I/O               | I/O               |
| M25          | NC *              | I/O               |
| M26          | NC *              | I/O               |
| N1           | I/O               | I/O               |
| N2           | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| N3           | I/O               | I/O               |
| N4           | I/O               | I/O               |
| N5           | I/O               | I/O               |
| N10          | GND               | GND               |
| N11          | GND               | GND               |
| N12          | GND               | GND               |
| N13          | GND               | GND               |
| N14          | GND               | GND               |
| N15          | GND               | GND               |
| N16          | GND               | GND               |
| N17          | GND               | GND               |
| N22          | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| N23          | I/O               | I/O               |
| N24          | I/O               | I/O               |
| N25          | I/O               | I/O               |
| N26          | NC *              | NC                |
| P1           | NC *              | I/O               |
| P2           | NC *              | I/O               |
| P3           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| P4           | I/O               | I/O               |
| P5           | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| P10          | GND               | GND               |
| P11          | GND               | GND               |
| P12          | GND               | GND               |
| P13          | GND               | GND               |
| P14          | GND               | GND               |
| P15          | GND               | GND               |
| P16          | GND               | GND               |
| P17          | GND               | GND               |
| P22          | I/O               | I/O               |
| P23          | I/O               | I/O               |
| P24          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| P25          | I/O               | I/O               |
| P26          | I/O               | I/O               |
| R1           | NC *              | I/O               |
| R2           | NC *              | I/O               |
| R3           | I/O               | I/O               |
| R4           | I/O               | I/O               |
| R5           | TRST, I/O         | TRST, I/O         |
| R10          | GND               | GND               |
| R11          | GND               | GND               |
| R12          | GND               | GND               |
| R13          | GND               | GND               |
| R14          | GND               | GND               |
| R15          | GND               | GND               |
| R16          | GND               | GND               |
| R17          | GND               | GND               |
| R22          | I/O               | I/O               |
| R23          | I/O               | I/O               |
| R24          | I/O               | I/O               |
| R25          | NC *              | I/O               |
| R26          | NC *              | I/O               |
| T1           | NC *              | I/O               |
| T2           | NC *              | I/O               |

**Note:** \*These pins must be left floating on the A54SX32A device.

## Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

### Unmarked (production)

This datasheet version contains information that is considered to be final.

### Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.