



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 111 |
| Number of Gates | 48000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-FPBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx32a-fg144m |

General Description


Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22 μm / 0.25 μm CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22\ \mu\text{m}$ / $0.25\ \mu\text{m}$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of $25\ \Omega$ with capacitance of $1.0\ \text{fF}$ for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pin-to-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CC1} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CC1} is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately $50\ \text{k}\Omega$ that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os*. Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

| Instructions (IR4:IR0) | Binary Code |
|------------------------|-------------|
| EXTEST | 00000 |
| SAMPLE/PRELOAD | 00001 |
| INTEST | 00010 |
| USERCODE | 00011 |
| IDCODE | 00100 |
| HighZ | 01110 |
| CLAMP | 01111 |
| Diagnostic | 10000 |
| BYPASS | 11111 |
| Reserved | All others |

Table 1-8 • JTAG Instruction Code

| Device | Process | Revision | Bits 31-28 | Bits 27-12 |
|----------|-------------|----------|------------|------------|
| A54SX08A | 0.22 μ | 0 | 8, 9 | 40B4, 42B4 |
| | | 1 | A, B | 40B4, 42B4 |
| A54SX16A | 0.22 μ | 0 | 9 | 40B8, 42B8 |
| | | 1 | B | 40B8, 42B8 |
| | 0.25 μ | 1 | B | 22B8 |
| A54SX32A | 0.2 2 μ | 0 | 9 | 40BD, 42BD |
| | | 1 | B | 40BD, 42BD |
| | 0.25 μ | 1 | B | 22BD |
| A54SX72A | 0.22 μ | 0 | 9 | 40B2, 42B2 |
| | | 1 | B | 40B2, 42B2 |
| | 0.25 μ | 1 | B | 22B2 |

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a $70\ \Omega$ series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The $70\ \Omega$ series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

Output Buffer Delays




Figure 2-4 • Output Buffer Delays

AC Test Loads




Figure 2-5 • AC Test Loads

Input Buffer Delays




Figure 2-6 • Input Buffer Delays

C-Cell Delays




Figure 2-7 • C-Cell Delays

Cell Timing Characteristics




Figure 2-8 • Flip-Flops

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|---------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays ¹ | | | | | | | | | | |
| t _{PD} | Internal Array Module | 0.9 | | 1.1 | | 1.2 | | 1.7 | | ns |
| Predicted Routing Delays ² | | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{RD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.5 | | 0.6 | | ns |
| t _{RD2} | FO = 2 Routing Delay | 0.5 | | 0.5 | | 0.6 | | 0.8 | | ns |
| t _{RD3} | FO = 3 Routing Delay | 0.6 | | 0.7 | | 0.8 | | 1.1 | | ns |
| t _{RD4} | FO = 4 Routing Delay | 0.8 | | 0.9 | | 1 | | 1.4 | | ns |
| t _{RD8} | FO = 8 Routing Delay | 1.4 | | 1.5 | | 1.8 | | 2.5 | | ns |
| t _{RD12} | FO = 12 Routing Delay | 2 | | 2.2 | | 2.6 | | 3.6 | | ns |
| R-Cell Timing | | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{CLR} | Asynchronous Clear-to-Q | 0.6 | | 0.6 | | 0.8 | | 1.0 | | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.7 | | 0.8 | | 0.9 | | 1.2 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.5 | | 1.8 | | 2.5 | | ns |
| t _{RECASYN} | Asynchronous Recovery Time | 0.4 | | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{HASYN} | Asynchronous Hold Time | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{MPW} | Clock Pulse Width | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t _{INYH} | Input Data Pad to Y High 2.5 V LVCMOS | 0.8 | | 0.9 | | 1.0 | | 1.4 | | ns |
| t _{INYL} | Input Data Pad to Y Low 2.5 V LVCMOS | 1.0 | | 1.2 | | 1.4 | | 1.9 | | ns |
| t _{INYH} | Input Data Pad to Y High 3.3 V PCI | 0.6 | | 0.6 | | 0.7 | | 1.0 | | ns |
| t _{INYL} | Input Data Pad to Y Low 3.3 V PCI | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{INYH} | Input Data Pad to Y High 3.3 V LVTTTL | 0.7 | | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{INYL} | Input Data Pad to Y Low 3.3 V LVTTTL | 1.0 | | 1.1 | | 1.3 | | 1.8 | | ns |

Notes:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-17 • **A54SX08A Timing Characteristics**
(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|--|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.2 | | 1.3 | | 1.5 | | 2.3 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.0 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.5 | | 0.8 | ns |
| t _{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | | 5.8 | | ns |
| f _{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 | | 172 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.5 | | 1.7 | | 2.0 | | 2.7 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 1.5 | | 1.7 | | 2.0 | | 2.7 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 1.6 | | 1.8 | | 2.1 | | 2.9 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 0.8 | | 1.0 | | 1.1 | | 1.5 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |

Table 2-23 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –3 Speed* | | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|--|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.8 | | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.2 | | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.0 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.0 | | ns |
| t _{HCKSW} | Maximum Skew | 0.3 | | 0.3 | | 0.4 | | 0.4 | | 0.6 | | ns |
| t _{HP} | Minimum Period | 2.8 | | 3.4 | | 3.8 | | 4.4 | | 6.0 | | ns |
| f _{HMAX} | Maximum Frequency | 357 | | 294 | | 263 | | 227 | | 167 | | MHz |
| Routed Array Clock Networks | | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 1.0 | | 1.2 | | 1.3 | | 1.5 | | 2.1 | | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 1.1 | | 1.3 | | 1.5 | | 1.7 | | 2.4 | | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 1.1 | | 1.3 | | 1.4 | | 1.7 | | 2.3 | | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 1.1 | | 1.3 | | 1.5 | | 1.7 | | 2.4 | | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.7 | | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.0 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.0 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.7 | | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.7 | | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | | ns |

Note: *All –3 speed grades have been discontinued.

Table 2-28 • A54SX32A Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed ¹ | | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | | Units |
|--|---------------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays ² | | | | | | | | | | | | |
| t _{PD} | Internal Array Module | 0.8 | | 0.9 | | 1.1 | | 1.2 | | 1.7 | | ns |
| Predicted Routing Delays ³ | | | | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{RD1} | FO = 1 Routing Delay | 0.3 | | 0.3 | | 0.4 | | 0.5 | | 0.6 | | ns |
| t _{RD2} | FO = 2 Routing Delay | 0.4 | | 0.5 | | 0.5 | | 0.6 | | 0.8 | | ns |
| t _{RD3} | FO = 3 Routing Delay | 0.5 | | 0.6 | | 0.7 | | 0.8 | | 1.1 | | ns |
| t _{RD4} | FO = 4 Routing Delay | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | | ns |
| t _{RD8} | FO = 8 Routing Delay | 1.2 | | 1.4 | | 1.5 | | 1.8 | | 2.5 | | ns |
| t _{RD12} | FO = 12 Routing Delay | 1.7 | | 2.0 | | 2.2 | | 2.6 | | 3.6 | | ns |
| R-Cell Timing | | | | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{CLR} | Asynchronous Clear-to-Q | 0.5 | | 0.6 | | 0.6 | | 0.8 | | 1.0 | | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | 0.6 | | 0.7 | | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.2 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.2 | | 1.4 | | 1.5 | | 1.8 | | 2.5 | | ns |
| t _{RECASYN} | Asynchronous Recovery Time | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{HASYN} | Asynchronous Removal Time | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{MPW} | Clock Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| Input Module Propagation Delays | | | | | | | | | | | | |
| t _{INYH} | Input Data Pad to Y High 2.5 V LVCMOS | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.2 | | ns |
| t _{INYL} | Input Data Pad to Y Low 2.5 V LVCMOS | 1.2 | | 1.3 | | 1.5 | | 1.8 | | 2.5 | | ns |
| t _{INYH} | Input Data Pad to Y High 3.3 V PCI | 0.5 | | 0.6 | | 0.6 | | 0.7 | | 1.0 | | ns |
| t _{INYL} | Input Data Pad to Y Low 3.3 V PCI | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{INYH} | Input Data Pad to Y High 3.3 V LVTTTL | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 | | ns |
| t _{INYL} | Input Data Pad to Y Low 3.3 V LVTTTL | 1.4 | | 1.6 | | 1.8 | | 2.2 | | 3.0 | | ns |

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –3 Speed* | | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|--|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.7 | | 2.0 | | 2.2 | | 2.6 | | 4.0 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.7 | | 2.0 | | 2.2 | | 2.6 | | 4.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.3 | ns |
| t _{HP} | Minimum Period | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.8 | | ns |
| f _{HMAX} | Maximum Frequency | | 357 | | 313 | | 278 | | 238 | | 172 | MHz |
| Routed Array Clock Networks | | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.6 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 2.1 | | 2.4 | | 2.7 | | 3.2 | | 4.5 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 2.3 | | 2.7 | | 3.1 | | 3.6 | | 5 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 2.2 | | 2.5 | | 2.9 | | 3.4 | | 4.7 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 2.4 | | 2.8 | | 3.2 | | 3.7 | | 5.2 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 2.4 | | 2.8 | | 3.1 | | 3.7 | | 5.1 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 0.9 | | 1.0 | | 1.2 | | 1.4 | | 1.9 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 0.9 | | 1.0 | | 1.2 | | 1.4 | | 1.9 | ns |

Note: *All –3 speed grades have been discontinued.

Table 2-35 • A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed ¹ | | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | | Units |
|--|---------------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays ² | | | | | | | | | | | | |
| t _{PD} | Internal Array Module | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.0 | | ns |
| Predicted Routing Delays ³ | | | | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{RD1} | FO = 1 Routing Delay | 0.3 | | 0.3 | | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{RD2} | FO = 2 Routing Delay | 0.4 | | 0.5 | | 0.6 | | 0.7 | | 1 | | ns |
| t _{RD3} | FO = 3 Routing Delay | 0.5 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{RD4} | FO = 4 Routing Delay | 0.7 | | 0.9 | | 1 | | 1.1 | | 1.5 | | ns |
| t _{RD8} | FO = 8 Routing Delay | 1.2 | | 1.5 | | 1.7 | | 2.1 | | 2.9 | | ns |
| t _{RD12} | FO = 12 Routing Delay | 1.7 | | 2.2 | | 2.5 | | 3 | | 4.2 | | ns |
| R-Cell Timing | | | | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.1 | | 1.5 | | ns |
| t _{CLR} | Asynchronous Clear-to-Q | 0.6 | | 0.7 | | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.8 | | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | | ns |
| t _{RECASYN} | Asynchronous Recovery Time | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{HASYN} | Asynchronous Hold Time | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{MPW} | Clock Minimum Pulse Width | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| Input Module Propagation Delays | | | | | | | | | | | | |
| t _{INYH} | Input Data Pad to Y High 2.5 V LVCMOS | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{INYL} | Input Data Pad to Y Low 2.5 V LVCMOS | 0.8 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | | ns |
| t _{INYH} | Input Data Pad to Y High 3.3 V PCI | 0.6 | | 0.7 | | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{INYL} | Input Data Pad to Y Low 3.3 V PCI | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | | ns |
| t _{INYH} | Input Data Pad to Y High 3.3 V LVTTL | 0.7 | | 0.7 | | 0.8 | | 1.0 | | 1.4 | | ns |
| t _{INYL} | Input Data Pad to Y Low 3.3 V LVTTL | 1.0 | | 1.2 | | 1.3 | | 1.5 | | 2.1 | | ns |

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-36 • **A54SX72A Timing Characteristics**
(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –3 Speed* | | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|--|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.6 | | 1.9 | | 2.1 | | 2.5 | | 3.8 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.6 | | 1.9 | | 2.1 | | 2.5 | | 3.8 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{HCKSW} | Maximum Skew | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 3.3 | ns |
| t _{HP} | Minimum Period | 3.0 | | 3.4 | | 4.0 | | 4.6 | | 6.4 | | ns |
| f _{HMAX} | Maximum Frequency | | 333 | | 294 | | 250 | | 217 | | 156 | MHz |
| Routed Array Clock Networks | | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 2.3 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 2.8 | | 3.2 | | 3.7 | | 4.3 | | 6.0 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 2.4 | | 2.8 | | 3.2 | | 3.7 | | 5.2 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 2.9 | | 3.3 | | 3.8 | | 4.5 | | 6.2 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 2.6 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 3.1 | | 3.6 | | 4.0 | | 4.7 | | 6.6 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 1.9 | | 2.2 | | 2.5 | | 3.0 | | 4.1 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 1.8 | | 2.1 | | 2.4 | | 2.8 | | 3.9 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 1.8 | | 2.1 | | 2.4 | | 2.8 | | 3.9 | ns |
| Quadrant Array Clock Networks | | | | | | | | | | | | |
| t _{QCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 2.6 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns |
| t _{QCHKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 2.6 | | 3.0 | | 3.3 | | 3.9 | | 5.5 | ns |
| t _{QCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 2.8 | | 3.2 | | 3.6 | | 4.3 | | 6.0 | ns |
| t _{QCHKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.9 | ns |

Note: *All –3 speed grades have been discontinued.

Table 2-38 • **A54SX72A Timing Characteristics**
(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –3 Speed* | | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|--|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.6 | | 1.8 | | 2.1 | | 2.4 | | 3.8 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.6 | | 1.9 | | 2.1 | | 2.5 | | 3.8 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{HCKSW} | Maximum Skew | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 3.3 | ns |
| t _{HP} | Minimum Period | 3.0 | | 3.4 | | 4.0 | | 4.6 | | 6.4 | | ns |
| f _{HMAX} | Maximum Frequency | | 333 | | 294 | | 250 | | 217 | | 156 | MHz |
| Routed Array Clock Networks | | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 2.3 | | 2.6 | | 3.0 | | 3.5 | | 4.9 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 2.8 | | 3.2 | | 3.6 | | 4.3 | | 6.0 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 2.5 | | 2.9 | | 3.2 | | 3.8 | | 5.3 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 3.0 | | 3.4 | | 3.9 | | 4.6 | | 6.4 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 2.6 | | 3.0 | | 3.4 | | 3.9 | | 5.5 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 3.2 | | 3.6 | | 4.1 | | 4.8 | | 6.8 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 1.9 | | 2.2 | | 2.5 | | 3.0 | | 4.1 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 1.9 | | 2.2 | | 2.5 | | 3.0 | | 4.1 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 1.9 | | 2.2 | | 2.5 | | 3.0 | | 4.1 | ns |
| Quadrant Array Clock Networks | | | | | | | | | | | | |
| t _{QCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 1.2 | | 1.4 | | 1.6 | | 1.8 | | 2.6 | ns |
| t _{QCHKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{QCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 3.0 | ns |
| t _{QCHKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.1 | ns |

Note: *All –3 speed grades have been discontinued.

Table 2-40 • A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | –3 Speed ¹ | | –2 Speed | | –1 Speed | | Std. Speed | | –F Speed | | Units |
|--|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| 3.3 V PCI Output Module Timing ² | | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | 2.3 | | 2.7 | | 3.0 | | 3.6 | | 5.0 | | ns |
| t _{DHL} | Data-to-Pad High to Low | 2.5 | | 2.9 | | 3.2 | | 3.8 | | 5.3 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 1.4 | | 1.7 | | 1.9 | | 2.2 | | 3.1 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.0 | | 3.6 | | 5.0 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.5 | | 2.8 | | 3.2 | | 3.8 | | 5.3 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.5 | | 2.9 | | 3.2 | | 3.8 | | 5.3 | | ns |
| d _{TLH} ³ | Delta Low to High | 0.025 | | 0.03 | | 0.03 | | 0.04 | | 0.045 | | ns/pF |
| d _{THL} ³ | Delta High to Low | 0.015 | | 0.015 | | 0.015 | | 0.015 | | 0.025 | | ns/pF |
| 3.3 V LVTTTL Output Module Timing ⁴ | | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | 3.2 | | 3.7 | | 4.2 | | 5.0 | | 6.9 | | ns |
| t _{DHL} | Data-to-Pad High to Low | 3.2 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | 10.3 | | 11.9 | | 13.5 | | 15.8 | | 22.2 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | 15.8 | | 18.9 | | 21.3 | | 25.4 | | 34.9 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 3.2 | | 3.7 | | 4.2 | | 5.0 | | 6.9 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.9 | | 3.3 | | 3.7 | | 4.4 | | 6.2 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 3.2 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | | ns |
| d _{TLH} ³ | Delta Low to High | 0.025 | | 0.03 | | 0.03 | | 0.04 | | 0.045 | | ns/pF |
| d _{THL} ³ | Delta High to Low | 0.015 | | 0.015 | | 0.015 | | 0.015 | | 0.025 | | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | 0.053 | | 0.053 | | 0.067 | | 0.073 | | 0.107 | | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[HL|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 256-Pin FBGA | | | |
|--------------|----------------------|----------------------|----------------------|
| Pin Number | A545X16A Function | A545X32A Function | A545X72A Function |
| E11 | I/O | I/O | I/O |
| E12 | I/O | I/O | I/O |
| E13 | NC | I/O | I/O |
| E14 | I/O | I/O | I/O |
| E15 | I/O | I/O | I/O |
| E16 | I/O | I/O | I/O |
| F1 | I/O | I/O | I/O |
| F2 | I/O | I/O | I/O |
| F3 | I/O | I/O | I/O |
| F4 | TMS | TMS | TMS |
| F5 | I/O | I/O | I/O |
| F6 | I/O | I/O | I/O |
| F7 | V _{CCI} | V _{CCI} | V _{CCI} |
| F8 | V _{CCI} | V _{CCI} | V _{CCI} |
| F9 | V _{CCI} | V _{CCI} | V _{CCI} |
| F10 | V _{CCI} | V _{CCI} | V _{CCI} |
| F11 | I/O | I/O | I/O |
| F12 | V _{CCA} | V _{CCA} | V _{CCA} |
| F13 | I/O | I/O | I/O |
| F14 | I/O | I/O | I/O |
| F15 | I/O | I/O | I/O |
| F16 | I/O | I/O | I/O |
| G1 | NC | I/O | I/O |
| G2 | I/O | I/O | I/O |
| G3 | NC | I/O | I/O |
| G4 | I/O | I/O | I/O |
| G5 | I/O | I/O | I/O |
| G6 | V _{CCI} | V _{CCI} | V _{CCI} |
| G7 | GND | GND | GND |
| G8 | GND | GND | GND |
| G9 | GND | GND | GND |
| G10 | GND | GND | GND |
| G11 | V _{CCI} | V _{CCI} | V _{CCI} |
| G12 | I/O | I/O | I/O |
| G13 | GND | GND | GND |
| G14 | NC | I/O | I/O |
| G15 | V _{CCA} | V _{CCA} | V _{CCA} |

| 256-Pin FBGA | | | |
|--------------|----------------------|----------------------|----------------------|
| Pin Number | A545X16A Function | A545X32A Function | A545X72A Function |
| G16 | I/O | I/O | I/O |
| H1 | I/O | I/O | I/O |
| H2 | I/O | I/O | I/O |
| H3 | V _{CCA} | V _{CCA} | V _{CCA} |
| H4 | TRST, I/O | TRST, I/O | TRST, I/O |
| H5 | I/O | I/O | I/O |
| H6 | V _{CCI} | V _{CCI} | V _{CCI} |
| H7 | GND | GND | GND |
| H8 | GND | GND | GND |
| H9 | GND | GND | GND |
| H10 | GND | GND | GND |
| H11 | V _{CCI} | V _{CCI} | V _{CCI} |
| H12 | I/O | I/O | I/O |
| H13 | I/O | I/O | I/O |
| H14 | I/O | I/O | I/O |
| H15 | I/O | I/O | I/O |
| H16 | NC | I/O | I/O |
| J1 | NC | I/O | I/O |
| J2 | NC | I/O | I/O |
| J3 | NC | I/O | I/O |
| J4 | I/O | I/O | I/O |
| J5 | I/O | I/O | I/O |
| J6 | V _{CCI} | V _{CCI} | V _{CCI} |
| J7 | GND | GND | GND |
| J8 | GND | GND | GND |
| J9 | GND | GND | GND |
| J10 | GND | GND | GND |
| J11 | V _{CCI} | V _{CCI} | V _{CCI} |
| J12 | I/O | I/O | I/O |
| J13 | I/O | I/O | I/O |
| J14 | I/O | I/O | I/O |
| J15 | I/O | I/O | I/O |
| J16 | I/O | I/O | I/O |
| K1 | I/O | I/O | I/O |
| K2 | I/O | I/O | I/O |
| K3 | NC | I/O | I/O |
| K4 | V _{CCA} | V _{CCA} | V _{CCA} |

| 484-Pin FBGA | | |
|--------------|-------------------|-------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| AD18 | I/O | I/O |
| AD19 | I/O | I/O |
| AD20 | I/O | I/O |
| AD21 | I/O | I/O |
| AD22 | I/O | I/O |
| AD23 | V _{CCI} | V _{CCI} |
| AD24 | NC* | I/O |
| AD25 | NC* | I/O |
| AD26 | NC* | I/O |
| AE1 | NC* | NC |
| AE2 | I/O | I/O |
| AE3 | NC* | I/O |
| AE4 | NC* | I/O |
| AE5 | NC* | I/O |
| AE6 | NC* | I/O |
| AE7 | I/O | I/O |
| AE8 | I/O | I/O |
| AE9 | I/O | I/O |
| AE10 | I/O | I/O |
| AE11 | NC* | I/O |
| AE12 | I/O | I/O |
| AE13 | I/O | I/O |
| AE14 | I/O | I/O |
| AE15 | NC* | I/O |
| AE16 | NC* | I/O |
| AE17 | I/O | I/O |
| AE18 | I/O | I/O |
| AE19 | I/O | I/O |
| AE20 | I/O | I/O |
| AE21 | NC* | I/O |
| AE22 | NC* | I/O |
| AE23 | NC* | I/O |
| AE24 | NC* | I/O |
| AE25 | NC* | NC |
| AE26 | NC* | NC |

| 484-Pin FBGA | | |
|--------------|-------------------|-------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| AF1 | NC* | NC |
| AF2 | NC* | NC |
| AF3 | NC | I/O |
| AF4 | NC* | I/O |
| AF5 | NC* | I/O |
| AF6 | NC* | I/O |
| AF7 | I/O | I/O |
| AF8 | I/O | I/O |
| AF9 | I/O | I/O |
| AF10 | I/O | I/O |
| AF11 | NC* | I/O |
| AF12 | NC* | NC |
| AF13 | HCLK | HCLK |
| AF14 | I/O | QCLKB |
| AF15 | NC* | I/O |
| AF16 | NC* | I/O |
| AF17 | I/O | I/O |
| AF18 | I/O | I/O |
| AF19 | I/O | I/O |
| AF20 | NC* | I/O |
| AF21 | NC* | I/O |
| AF22 | NC* | I/O |
| AF23 | NC* | I/O |
| AF24 | NC* | I/O |
| AF25 | NC* | NC |
| AF26 | NC* | NC |
| B1 | NC* | NC |
| B2 | NC* | NC |
| B3 | NC* | I/O |
| B4 | NC* | I/O |
| B5 | NC* | I/O |
| B6 | I/O | I/O |
| B7 | I/O | I/O |
| B8 | I/O | I/O |
| B9 | I/O | I/O |

| 484-Pin FBGA | | |
|--------------|-------------------|-------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| B10 | I/O | I/O |
| B11 | NC* | I/O |
| B12 | NC* | I/O |
| B13 | V _{CCI} | V _{CCI} |
| B14 | CLKA | CLKA |
| B15 | NC* | I/O |
| B16 | NC* | I/O |
| B17 | I/O | I/O |
| B18 | V _{CCI} | V _{CCI} |
| B19 | I/O | I/O |
| B20 | I/O | I/O |
| B21 | NC* | I/O |
| B22 | NC* | I/O |
| B23 | NC* | I/O |
| B24 | NC* | I/O |
| B25 | I/O | I/O |
| B26 | NC* | NC |
| C1 | NC* | I/O |
| C2 | NC* | I/O |
| C3 | NC* | I/O |
| C4 | NC* | I/O |
| C5 | I/O | I/O |
| C6 | V _{CCI} | V _{CCI} |
| C7 | I/O | I/O |
| C8 | I/O | I/O |
| C9 | V _{CCI} | V _{CCI} |
| C10 | I/O | I/O |
| C11 | I/O | I/O |
| C12 | I/O | I/O |
| C13 | PRA, I/O | PRA, I/O |
| C14 | I/O | I/O |
| C15 | I/O | QCLKD |
| C16 | I/O | I/O |
| C17 | I/O | I/O |
| C18 | I/O | I/O |

Note: *These pins must be left floating on the A54SX32A device.

| 484-Pin FBGA | | |
|--------------|-------------------|-------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| C19 | I/O | I/O |
| C20 | V _{CCI} | V _{CCI} |
| C21 | I/O | I/O |
| C22 | I/O | I/O |
| C23 | I/O | I/O |
| C24 | I/O | I/O |
| C25 | NC* | I/O |
| C26 | NC* | I/O |
| D1 | NC* | I/O |
| D2 | TMS | TMS |
| D3 | I/O | I/O |
| D4 | V _{CCI} | V _{CCI} |
| D5 | NC* | I/O |
| D6 | TCK, I/O | TCK, I/O |
| D7 | I/O | I/O |
| D8 | I/O | I/O |
| D9 | I/O | I/O |
| D10 | I/O | I/O |
| D11 | I/O | I/O |
| D12 | I/O | QCLKC |
| D13 | I/O | I/O |
| D14 | I/O | I/O |
| D15 | I/O | I/O |
| D16 | I/O | I/O |
| D17 | I/O | I/O |
| D18 | I/O | I/O |
| D19 | I/O | I/O |
| D20 | I/O | I/O |
| D21 | V _{CCI} | V _{CCI} |
| D22 | GND | GND |
| D23 | I/O | I/O |
| D24 | I/O | I/O |
| D25 | NC* | I/O |
| D26 | NC* | I/O |
| E1 | NC* | I/O |

| 484-Pin FBGA | | |
|--------------|-------------------|-------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| E2 | NC* | I/O |
| E3 | I/O | I/O |
| E4 | I/O | I/O |
| E5 | GND | GND |
| E6 | TDI, IO | TDI, IO |
| E7 | I/O | I/O |
| E8 | I/O | I/O |
| E9 | I/O | I/O |
| E10 | I/O | I/O |
| E11 | I/O | I/O |
| E12 | I/O | I/O |
| E13 | V _{CCA} | V _{CCA} |
| E14 | CLKB | CLKB |
| E15 | I/O | I/O |
| E16 | I/O | I/O |
| E17 | I/O | I/O |
| E18 | I/O | I/O |
| E19 | I/O | I/O |
| E20 | I/O | I/O |
| E21 | I/O | I/O |
| E22 | I/O | I/O |
| E23 | I/O | I/O |
| E24 | I/O | I/O |
| E25 | V _{CCI} | V _{CCI} |
| E26 | GND | GND |
| F1 | V _{CCI} | V _{CCI} |
| F2 | NC* | I/O |
| F3 | NC* | I/O |
| F4 | I/O | I/O |
| F5 | I/O | I/O |
| F22 | I/O | I/O |
| F23 | I/O | I/O |
| F24 | I/O | I/O |
| F25 | I/O | I/O |
| F26 | NC* | I/O |

| 484-Pin FBGA | | |
|--------------|-------------------|-------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| G1 | NC* | I/O |
| G2 | NC* | I/O |
| G3 | NC* | I/O |
| G4 | I/O | I/O |
| G5 | I/O | I/O |
| G22 | I/O | I/O |
| G23 | V _{CCA} | V _{CCA} |
| G24 | I/O | I/O |
| G25 | NC* | I/O |
| G26 | NC* | I/O |
| H1 | NC* | I/O |
| H2 | NC* | I/O |
| H3 | I/O | I/O |
| H4 | I/O | I/O |
| H5 | I/O | I/O |
| H22 | I/O | I/O |
| H23 | I/O | I/O |
| H24 | I/O | I/O |
| H25 | NC* | I/O |
| H26 | NC* | I/O |
| J1 | NC* | I/O |
| J2 | NC* | I/O |
| J3 | I/O | I/O |
| J4 | I/O | I/O |
| J5 | I/O | I/O |
| J22 | I/O | I/O |
| J23 | I/O | I/O |
| J24 | I/O | I/O |
| J25 | V _{CCI} | V _{CCI} |
| J26 | NC* | I/O |
| K1 | I/O | I/O |
| K2 | V _{CCI} | V _{CCI} |
| K3 | I/O | I/O |
| K4 | I/O | I/O |
| K5 | V _{CCA} | V _{CCA} |

Note: *These pins must be left floating on the A54SX32A device.

| Previous Version | Changes in Current Version (v5.3) | Page |
|-------------------------|---|--------------|
| v4.0 (continued) | Table 2-12 was updated. | 2-11 |
| | The was updated. | 2-14 |
| | The "Sample Path Calculations" were updated. | 2-14 |
| | Table 2-13 was updated. | 2-17 |
| | Table 2-13 was updated. | 2-17 |
| | All timing tables were updated. | 2-18 to 2-52 |
| v3.0 | The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated. | 1-i |
| | The "Ordering Information" section was updated. | 1-ii |
| | The "Temperature Grade Offering" section was updated. | 1-iii |
| | The Figure 1-1 • SX-A Family Interconnect Elements was updated. | 1-1 |
| | The "Clock Resources" section was updated. | 1-5 |
| | The Table 1-1 • SX-A Clock Resources is new. | 1-5 |
| | The "User Security" section is new. | 1-7 |
| | The "I/O Modules" section was updated. | 1-7 |
| | The Table 1-2 • I/O Features was updated. | 1-8 |
| | The Table 1-3 • I/O Characteristics for All I/O Configurations is new. | 1-8 |
| | The Table 1-4 • Power-Up Time at which I/Os Become Active is new. | 1-8 |
| | The Figure 1-12 • Device Selection Wizard is new. | 1-9 |
| | The "Boundary-Scan Pin Configurations and Functions" section is new. | 1-9 |
| | The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new. | 1-11 |
| | The "SX-A Probe Circuit Control Pins" section was updated. | 1-12 |
| | The "Design Considerations" section was updated. | 1-12 |
| | The Figure 1-13 • Probe Setup was updated. | 1-12 |
| | The Design Environment was updated. | 1-13 |
| | The Figure 1-13 • Design Flow is new. | 1-11 |
| | The "Absolute Maximum Ratings*" section was updated. | 1-12 |
| | The "Recommended Operating Conditions" section was updated. | 1-12 |
| | The "Electrical Specifications" section was updated. | 1-12 |
| | The "2.5V LVCMOS2 Electrical Specifications" section was updated. | 1-13 |
| | The "SX-A Timing Model" and "Sample Path Calculations" equations were updated. | 1-23 |
| | The "Pin Description" section was updated. | 1-15 |
| v2.0.1 | The "Design Environment" section has been updated. | 1-13 |
| | The "I/O Modules" section, and Table 1-2 • I/O Features have been updated. | 1-8 |
| | The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers. | 1-23 |