



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32a-fg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V_{CCA} and V_{CCI} do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V_{CCA} voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

Function	Description
Input Buffer Threshold Selections	 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only)
Flexible Output Driver	 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only)
Output Buffer	 "Hot-Swap" Capability (3.3 V PCI is not hot swappable) I/O on an unpowered device does not sink current Can be used for "cold-sparing" Selectable on an individual I/O basis Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.
Power-Up	Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate) Enables deterministic power-up of device V _{CCA} and V _{CCI} can be powered in any order

Table 1-2 • I/O Features

Table 1-3 • I/O Characteristics for All I/O Configurations

	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	0.25 V/ μs	0.025 V/ μs	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μs	μs	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2



Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V_{CCI} should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6	٠	Boundary-Scan Pin Configurations an	d
		Functions	

Mode	Designer "Reserve JTAG" Selection	TAP Controller State
Dedicated (JTAG)	Checked	Any
Flexible (User I/O)	Unchecked	Test-Logic-Reset
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset

Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function						
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)						
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up						
Reserve Probe	Keeps pins from being used or regular I/O						

TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70 Ω series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70 Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.



Figure 1-13 • Probe Setup

SX-A Timing Model



Note: *Values shown for A54SX72A, –2, worst-case commercial conditions at 5 V PCI with standard place-and-route. Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

External Setup	=	(t _{INYH} + t _{RD1} + t _{SUD}) – t _{HCKH}
	=	0.6 + 0.3 + 0.8 - 1.8 = - 0.1 ns
Clock-to-Out (Pad-to-Pad)	=	t _{HCKH} + t _{RCO} + t _{RD1} + t _{DHL}
	=	1.8 + 0.8 + 0.3 + 3.9 = 6.8 ns

Routed Clock

External Setup	$= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RC}$	СКН
	= 0.6 + 0.3 + 0.8 - 3.0 = -1.	3 ns
Clock-to-Out (Pad-to-Pad	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DH}$	L
	= 3.0 + 0.8 + 0.3 + 3.9 = 8.0) ns

Input Buffer Delays



t INY **C-Cell Delays**



Figure 2-6 • Input Buffer Delays

GND

Figure 2-7 • C-Cell Delays

Cell Timing Characteristics

t_{INY}



Figure 2-8 • Flip-Flops

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std. S	5peed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays ¹									
t _{PD}	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted Ro	outing Delays ²			4						
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g									<u></u>
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t _{CLR}	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t _{sud}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t _{recasyn}	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays			1						
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 V$, $V_{CCI} = 3.0 V$, $T_J = 70^{\circ}$ C)

		-2 Spe	ed	-1 S	peed	Std. S	Speed	-F S	peed	
Parameter	Description	Min. N	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modul	e Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-21 A54SX16A Timing Characteristics (Continued)

-		
(Moust Case Commonsial Conditions	V 225V	
(worst-case commercial conditions	. VccA = 2.23 V	$V_{CC} = 3.0 V_{c} = 10^{\circ} C_{c}$
·····	- CCA	,

		-3 Sp	beed ¹	-2 S	peed	-1 S	peed	I Std. Speed		–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays ²											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.4		1.5		0.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-22 A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V,	V _{CCI} = 2.25 V,	T _J = 70°C)
----------------------------------	------------------------------	----------------------------	------------------------

		-3 Speed*		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Networ	'ks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks			-		-				-		
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-27 A54SX16A Timing Characteristics

		-3 Speed ¹	-2 S	peed	–1 Sp	eed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min. Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²										
t _{DLH}	Data-to-Pad Low to High	2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low	2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.2		2.5		2.8		3.3		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.8		3.2		3.6		4.2		5.9	ns
d _{TLH} ³	Delta Low to High	0.016		0.016		0.02		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low	0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴								-		
t _{DLH}	Data-to-Pad Low to High	2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low	2.8		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6.7		7.7		8.7		10.2		14.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5		2.9		3.3		3.9		5.4	ns
d _{TLH} ³	Delta Low to High	0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low	0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

	2	08-Pin PQF	P		208-Pin PQFP										
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Numbe	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function						
1	GND	GND	GND	GND	36	I/O	I/O	I/O	I/O						
2	TDI, I/O	TDI, I/O	TDI, I/O	TDI, I/O	37	I/O	I/O	I/O	I/O						
3	I/O	I/O	I/O	I/O	38	I/O	I/O	I/O	I/O						
4	NC	I/O	I/O	I/O	39	NC	I/O	I/O	I/O						
5	I/O	I/O	I/O	I/O	40	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}						
6	NC	I/O	I/O	I/O	41	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}						
7	I/O	I/O	I/O	I/O	42	I/O	I/O	I/O	I/O						
8	I/O	I/O	I/O	I/O	43	I/O	I/O	I/O	I/O						
9	I/O	I/O	I/O	I/O	44	I/O	I/O	I/O	I/O						
10	I/O	I/O	I/O	I/O	45	I/O	I/O	I/O	I/O						
11	TMS	TMS	TMS	TMS	46	I/O	I/O	I/O	I/O						
12	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	47	I/O	I/O	I/O	I/O						
13	I/O	I/O	I/O	I/O	48	NC	I/O	I/O	I/O						
14	NC	I/O	I/O	I/O	49	I/O	I/O	I/O	I/O						
15	I/O	I/O	I/O	I/O	50	NC	Ι/O	I/O	I/O						
16	I/O	I/O	I/O	I/O	51	I/O	I/O	I/O	I/O						
17	NC	I/O	I/O	I/O	52	GND	GND	GND	GND						
18	I/O	I/O	I/O	GND	53	I/O	I/O	I/O	I/O						
19	I/O	I/O	I/O	V _{CCA}	54	I/O	I/O	I/O	I/O						
20	NC	I/O	I/O	I/O	55	I/O	I/O	I/O	I/O						
21	I/O	I/O	I/O	I/O	56	I/O	I/O	I/O	I/O						
22	I/O	I/O	I/O	I/O	57	I/O	I/O	I/O	I/O						
23	NC	I/O	I/O	I/O	58	I/O	I/O	I/O	I/O						
24	I/O	I/O	I/O	I/O	59	I/O	I/O	I/O	I/O						
25	NC	NC	NC	I/O	60	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}						
26	GND	GND	GND	GND	61	NC	I/O	I/O	I/O						
27	V _{CCA}	V_{CCA}	V _{CCA}	V_{CCA}	62	I/O	I/O	I/O	I/O						
28	GND	GND	GND	GND	63	I/O	I/O	I/O	I/O						
29	I/O	I/O	I/O	I/O	64	NC	I/O	I/O	I/O						
30	trst, I/O	trst, I/O	TRST, I/O	TRST, I/O	65	I/O	I/O	NC	I/O						
31	NC	I/O	I/O	I/O	66	I/O	I/O	I/O	I/O						
32	I/O	I/O	I/O	I/O	67	NC	I/O	I/O	I/O						
33	I/O	I/O	I/O	I/O	68	I/O	I/O	I/O	I/O						
34	I/O	I/O	I/O	I/O	69	I/O	I/O	I/O	I/O						
35	NC	I/O	I/O	I/O	70	NC	I/O	I/O	I/O						

	100-	TQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
1	GND	GND	GND	36	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O	37	NC	NC	NC
3	I/O	I/O	I/O	38	I/O	I/O	I/O
4	I/O	I/O	I/O	39	HCLK	HCLK	HCLK
5	I/O	I/O	I/O	40	I/O	I/O	I/O
6	I/O	I/O	I/O	41	I/O	I/O	I/O
7	TMS	TMS	TMS	42	I/O	I/O	I/O
8	V _{CCI}	V _{CCI}	V _{CCI}	43	I/O	I/O	I/O
9	GND	GND	GND	44	V _{CCI}	V _{CCI}	V _{CCI}
10	I/O	I/O	I/O	45	I/O	I/O	I/O
11	I/O	I/O	I/O	46	I/O	I/O	I/O
12	I/O	I/O	I/O	47	I/O	I/O	I/O
13	I/O	I/O	I/O	48	I/O	I/O	I/O
14	I/O	I/O	I/O	49	TDO, I/O	TDO, I/O	TDO, I/O
15	I/O	I/O	I/O	50	I/O	I/O	I/O
16	TRST, I/O	TRST, I/O	trst, I/O	51	GND	GND	GND
17	I/O	I/O	I/O	52	I/O	I/O	I/O
18	I/O	I/O	I/O	53	I/O	I/O	I/O
19	I/O	I/O	I/O	54	I/O	I/O	I/O
20	V _{CCI}	V _{CCI}	V _{CCI}	55	I/O	I/O	I/O
21	I/O	I/O	I/O	56	I/O	I/O	I/O
22	I/O	I/O	I/O	57	V _{CCA}	V _{CCA}	V _{CCA}
23	I/O	I/O	I/O	58	V _{CCI}	V _{CCI}	V _{CCI}
24	I/O	I/O	I/O	59	I/O	I/O	I/O
25	I/O	I/O	I/O	60	I/O	I/O	I/O
26	I/O	I/O	I/O	61	I/O	I/O	I/O
27	I/O	I/O	I/O	62	I/O	I/O	I/O
28	I/O	I/O	I/O	63	I/O	I/O	I/O
29	I/O	I/O	I/O	64	I/O	I/O	I/O
30	I/O	I/O	I/O	65	I/O	I/O	I/O
31	I/O	I/O	I/O	66	I/O	I/O	I/O
32	I/O	I/O	I/O	67	V _{CCA}	V _{CCA}	V _{CCA}
33	I/O	I/O	I/O	68	GND	GND	GND
34	PRB, I/O	PRB, I/O	PRB, I/O	69	GND	GND	GND
35	V _{CCA}	V _{CCA}	V _{CCA}	70	I/O	I/O	I/O

144-Pin TQFP



Figure 3-3 • 144-Pin TQFP (Top View)

Note



176-Pin TQFP



Figure 3-4 • 176-Pin TQFP (Top View)

Note

329-Pin PBGA

		12	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	$\overline{0}$
В	C	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D		$\frac{1}{2}$	0	0	0	0	Ο	Ο	0	Ο	Ο	0	0	Ο	0	Ο	Ο	0	0	0	0	0	0
E) 0	0	0																0	Ö	0	0
г G		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $																				\bigcirc
H		$\frac{1}{2}$	$\overline{0}$	0																$\hat{0}$	0	$\hat{0}$	\tilde{O}
J	Ċ	50	Õ	õ																ŏ	ŏ	õ	õ
к	C	00	0	0						Ο	0	Ο	0	0						Ο	Ο	Ο	0
L	C	00	0	0						0	0	0	0	0						0	Ο	Ο	0
M		$\sum_{i=1}^{i}$	0	0						Õ	Õ	Õ	Õ	Õ						Õ	Õ	Õ	0
N P		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $	0								0								0	0	\bigcirc	\mathbf{O}
R		$\frac{1}{2}$	$\overline{0}$	õ						0	0	0	0	0						0	õ	õ	0
т	C	00	Õ	Õ																Õ	õ	Õ	Õ
U	C	00	0	Ο																0	0	0	0
V	C	00	0	0																0	0	0	0
W		$\frac{1}{2}$	0	0	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0	Õ	0	0
Y A A) 0	\mathbf{O}	0	0	0	0	0	0	0	0	0 O	O	O	0	0	0	0	0	0	0	0	0
AB		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $								0	0		0									0
AC	$\left(\right)$	$\frac{1}{2}$	$\overline{0}$	0	0	0	õ	õ	0	0	õ	õ	õ	õ	0	0	0	0	0	0	õ	õ	õ
).		Ũ	-	Ŭ	-	-	-	Ŭ	Ŭ	Ŭ	Ŭ	-	-	Ŭ	-	-	-	-	Ŭ	Ŭ	Ŭ	- (

Figure 3-5 • 329-Pin PBGA (Top View)

Note



	256-Pi	n FBGA		256-Pin FBGA									
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function						
E11	I/O	I/O	I/O	G16	I/O	I/O	I/O						
E12	I/O	I/O	I/O	H1	I/O	I/O	I/O						
E13	NC	I/O	I/O	H2	I/O	I/O	I/O						
E14	I/O	I/O	I/O	H3	V _{CCA}	V _{CCA}	V _{CCA}						
E15	I/O	I/O	I/O	H4	TRST, I/O	TRST, I/O	TRST, I/O						
E16	I/O	I/O	I/O	H5	I/O	I/O	I/O						
F1	I/O	I/O	I/O	H6	V _{CCI}	V _{CCI}	V _{CCI}						
F2	I/O	I/O	I/O	H7	GND	GND	GND						
F3	I/O	I/O	I/O	H8	GND	GND	GND						
F4	TMS	TMS	TMS	Н9	GND	GND	GND						
F5	I/O	I/O	I/O	H10	GND	GND	GND						
F6	I/O	I/O	I/O	H11	V _{CCI}	V _{CCI}	V _{CCI}						
F7	V _{CCI}	V _{CCI}	V _{CCI}	H12	I/O	I/O	I/O						
F8	V _{CCI}	V _{CCI}	V _{CCI}	H13	I/O	I/O	I/O						
F9	V _{CCI}	V _{CCI}	V _{CCI}	H14	I/O	I/O	I/O						
F10	V _{CCI}	V _{CCI}	V _{CCI}	H15	I/O	I/O	I/O						
F11	I/O	I/O	I/O	H16	NC	I/O	I/O						
F12	VCCA	VCCA	VCCA	J1	NC	I/O	I/O						
F13	I/O	I/O	I/O	J2	NC	I/O	I/O						
F14	I/O	I/O	I/O	J3	NC	I/O	I/O						
F15	I/O	I/O	I/O	J4	I/O	I/O	I/O						
F16	I/O	I/O	I/O	J5	I/O	I/O	I/O						
G1	NC	I/O	I/O	J6	V _{CCI}	V _{CCI}	V _{CCI}						
G2	I/O	I/O	I/O	J7	GND	GND	GND						
G3	NC	I/O	I/O	J8	GND	GND	GND						
G4	I/O	I/O	I/O	J9	GND	GND	GND						
G5	I/O	I/O	I/O	J10	GND	GND	GND						
G6	V _{CCI}	V _{CCI}	V _{CCI}	J11	V _{CCI}	V _{CCI}	V _{CCI}						
G7	GND	GND	GND	J12	I/O	I/O	I/O						
G8	GND	GND	GND	J13	I/O	I/O	I/O						
G9	GND	GND	GND	J14	I/O	I/O	I/O						
G10	GND	GND	GND	J15	I/O	I/O	I/O						
G11	V _{CCI}	V _{CCI}	V _{CCI}	J16	I/O	I/O	I/O						
G12	I/O	I/O	I/O	K1	I/O	I/O	I/O						
G13	GND	GND	GND	K2	I/O	I/O	I/O						
G14	NC	I/O	I/O	К3	NC	I/O	I/O						
G15	V _{CCA}	V _{CCA}	V _{CCA}	K4	V _{CCA}	V _{CCA}	V _{CCA}						



256-Pin FBGA												
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function									
P15	I/O	I/O	I/O									
P16	I/O	I/O	I/O									
R1	I/O	I/O	I/O									
R2	GND	GND	GND									
R3	I/O	I/O	I/O									
R4	NC	I/O	I/O									
R5	I/O	I/O	I/O									
R6	I/O	I/O	I/O									
R7	I/O	I/O	I/O									
R8	I/O	I/O	I/O									
R9	HCLK	HCLK	HCLK									
R10	I/O	I/O	QCLKB									
R11	I/O	I/O	I/O									
R12	I/O	I/O	I/O									
R13	I/O	I/O	I/O									
R14	I/O	I/O	I/O									
R15	GND	GND	GND									
R16	GND	GND	GND									
T1	GND	GND	GND									
T2	I/O	I/O	I/O									
Т3	I/O	I/O	I/O									
T4	NC	I/O	I/O									
T5	I/O	I/O	I/O									
T6	I/O	I/O	I/O									
Τ7	I/O	I/O	I/O									
Т8	I/O	I/O	I/O									
Т9	V _{CCA}	V _{CCA}	V _{CCA}									
T10	I/O	I/O	I/O									
T11	I/O	I/O	I/O									
T12	NC	I/O	I/O									
T13	I/O	I/O	I/O									
T14	I/O	I/O	I/O									
T15	TDO, I/O	TDO, I/O	TDO, I/O									
T16	GND	GND	GND									

484-Pin FBGA

	1	2	3	4	5	6	/	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	252	6
ABCDEFGHJKLMNPRTUV	- 0000000000000000000000000000000000000	2 000000000000000000000000000000000000	₃ 000000000000000000000000000000000000	4 0000000000000000000000000000000000000	♪ 000000000000000000000000000000000000	00000	/ 00000	× 00000	9 00000		000000 00000000	000000 00000000	000000 00000000	000000 00000000000000000000000000000000	000000 00000000	000000 00000000	000000 00000000	00000	00000	00000	00000	2 0000000000000000000000000000000000000	2 0000000000000000000000000000000000000	4 000000000000000000000000000000000000		
H J	00	000	00	00	00																	00	00	00		2
K L	00	000	00	00	00					000	00	00	000	00	00	000	00					00	00	0))
M N	00	000	00	00	00					00	00	00	00	00	00	000	00					00	0	0		2
P R	00	00	00	00	00					00	00	00	00	00	00	000	00					00	0	0)
T U	000	000	000	000	000					000	00	00	00	00	00	00	00					000	000	000	0000	
w	000	000	000	000	000																	000	000	000)
AA AR	000	000	000	000	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	000	000	000		
AC AD	000	õõ	õ	00	000	000	000	000	000	000	000	000	õ	00	õ	õ	000	õ	õ	õ	000	õ	õ	000		$\hat{\mathbf{b}}$
AE AF	000	000	000	000	000	000	000	000	000	0 0	000	000	000	000	000	000	000	000	000	000	000	000	ŏ o	000		5
Ļ																										1

Figure 3-8 • 484-Pin FBGA (Top View)

Note



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	-3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the -3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9