

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Detano	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	249
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-fgg484

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22 \,\mu/0.25 \,\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of* Security in Actel Antifuse FPGAs application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.

V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.

Symbol	Parameter	Condition	Min.	Max.	Units		
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA		
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V _{OUT} - 1.4)/0.024)	_	mA		
		3.1 < V _{OUT} < V _{CCI} ^{1, 3}	4 1 -44 - 2.4 ^{1, 2} $(-44 + (V_{OUT} - 1.4)/0.024)$ - V _{CCI} ^{1, 3} - EQ 2-1 on page 2-5 - -142 95 - 0.55 ¹ $(V_{OUT}/0.023)$ > 0 ^{1, 3} - EQ 2-2 on page 2-5 - -206 -25 + (V _{IN} + 1)/0.015 - / load ⁴ 1 5	EQ 2-1 on page 2-5	-		
	(Test Point)	$V_{OUT} = 3.1^3$ - -142 $V_{OUT} \ge 2.2^1$ 95 - $2.2 > V_{OUT} > 0.55^1$ $(V_{OUT}/0.023)$ -		-142	mA		
I _{OL(AC)}	Switching Current Low	$V_{OUT} \ge 2.2^{-1}$	$V_{OUT} \ge 2.2^{-1}$ 95				
		2.2 > V _{OUT} > 0.55 ¹	(V _{OUT} /0.023)	_	mA		
		0.71 > V _{OUT} > 0 ^{1, 3}	-	EQ 2-2 on page 2-5	-		
	(Test Point)	V _{OUT} = 0.71 ³	-	206	mA		
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015	-	mA		
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load 4	1	5	V/ns		
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load 4	1	5	V/ns		

Table 2-8 • AC Specifications (5 V PCI Operation)


Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules Inputs Switching (n) = Number inputs/4 Outputs Switching (p) = Number of outputs/4 CLKA Loads (q1) = 20% of R-cells CLKB Loads (q2) = 20% of R-cells Load Capacitance (CL) = 35 pF Average Logic Module Switching Rate (fm) = f/10 Average Input Switching Rate (fn) = f/5 Average Output Switching Rate (fp) = f/10 Average CLKA Rate (fq1) = f/2 Average CLKB Rate (fq2) = f/2 Average HCLK Rate (fs1) = f HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$$T_J = 110^{\circ}C$$

 $T_A = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$ $\theta_{JC} = 3.2^{\circ}C/W$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$


EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13

SX-A Timing Model



Note: *Values shown for A54SX72A, –2, worst-case commercial conditions at 5 V PCI with standard place-and-route. Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

External Setup	=	(t _{INYH} + t _{RD1} + t _{SUD}) – t _{HCKH}
	=	0.6 + 0.3 + 0.8 - 1.8 = - 0.1 ns
Clock-to-Out (Pad-to-Pad)	=	t _{HCKH} + t _{RCO} + t _{RD1} + t _{DHL}
	=	1.8 + 0.8 + 0.3 + 3.9 = 6.8 ns

Routed Clock

External Setup	= (t _{INYH} + t _{RD1} + t _{SUD}) – t _{RCKH}
	= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 ns
Clock-to-Out (Pad-to-Pad	$I) = t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$
	= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 ns

Table 2-18 • A54SX08A Timing Characteristics

		-2 S	peed	-1 S	peed	Std. Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMC	DS Output Module Timing ^{1,2}	•								
t _{DLH}	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d _{TLH} ³	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ³	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-27 A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions V _{CCA}	$x = 2.25 \text{ V}, \text{ V}_{\text{CCI}} = 4.75 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
--	--

		-3 Speed ¹ -2 Speed			-1 S	peed	Std.	Speed	-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.2		2.5		2.8		3.3		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		6.7		7.7		8.7		10.2		14.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
d _{TLH} ³	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} - 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-28 A545X32A Timing Characteristics (Continued)

		–3 Speed ¹		-2 Sp	beed	–1 Speed		Std. Speed		-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns	
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns	
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns	
t _{INYL}	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns	
Input Modu	le Predicted Routing Delays ³												
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns	
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns	
t _{IRD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns	
t _{IRD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns	
t _{IRD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns	
t _{IRD12}	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns	

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$)

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-35 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		–3 Speed ¹		-2 S	peed	-1 S	peed	Std. Speed		–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											4
t _{PD}	Internal Array Module		1.0		1.1		1.3		1.5		2.0	ns
Predicted R	outing Delays ³											-
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns
R-Cell Timir	ng											4
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.1		1.5	ns
t _{CLR}	Asynchronous Clear-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.8		1.0		1.4	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
Input Modu	le Propagation Delays											•
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.3	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		0.8		1.0		1.1		1.3		1.7	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.8		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.2		1.3		1.5		2.1	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-37 • A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $V_{CCA} = 2.25 \text{ V}$, $V_{CCI} = 3.0 \text{ V}$, $T_J = 70^{\circ}\text{C}$)

		-3 Speed*		-2 S	-2 Speed		–1 Speed		Std. Speed		-F Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{QCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.7		1.9		2.2		2.5		3.5	ns
t _{QCHKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.7		2		2.2		2.6		3.6	ns
t _{QPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{QPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{QCKSW}	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t _{QCKSW}	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t _{QCKSW}	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

Note: *All –3 speed grades have been discontinued.



208-Pin PQFP				208-Pin PQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
71	I/O	I/O	I/O	I/O	106	NC	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O	107	I/O	ΙΟ	I/O	I/O
73	NC	I/O	I/O	I/O	108	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA	109	I/O	ΙΟ	I/O	I/O
75	NC	I/O	I/O	I/O	110	I/O	ΙΟ	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O	111	I/O	ΙΟ	I/O	I/O
77	GND	GND	GND	GND	112	I/O	ΙΟ	I/O	I/O
78	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}	113	I/O	ΙΟ	I/O	I/O
79	GND	GND	GND	GND	114	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
80	NC	NC	NC	NC	115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
81	I/O	I/O	I/O	I/O	116	NC	I/O	I/O	GND
82	HCLK	HCLK	HCLK	HCLK	117	I/O	I/O	I/O	V _{CCA}
83	I/O	I/O	I/O	V _{CCI}	118	I/O	I/O	I/O	I/O
84	I/O	I/O	I/O	QCLKB	119	NC	I/O	I/O	I/O
85	NC	I/O	I/O	I/O	120	I/O	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O	121	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O	122	NC	I/O	I/O	I/O
88	NC	I/O	I/O	I/O	123	I/O	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O	124	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O	125	NC	I/O	I/O	I/O
91	NC	I/O	I/O	I/O	126	I/O	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O	127	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O	128	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O	129	GND	GND	GND	GND
95	I/O	I/O	I/O	I/O	130	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
96	I/O	I/O	I/O	I/O	131	GND	GND	GND	GND
97	NC	I/O	I/O	I/O	132	NC	NC	NC	I/O
98	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	133	I/O	I/O	I/O	I/O
99	I/O	I/O	I/O	I/O	134	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O	135	NC	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O	136	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O	137	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O	138	NC	I/O	I/O	I/O
104	I/O	I/O	I/O	I/O	139	I/O	I/O	I/O	I/O
105	GND	GND	GND	GND	140	I/O	I/O	I/O	I/O

176-Pin TQFP		176-Pin TQFP		176-Pin TQFP		176-Pin TQFP	
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function
1	GND	37	I/O	73	I/O	109	V _{CCA}
2	TDI, I/O	38	I/O	74	I/O	110	GND
3	I/O	39	I/O	75	I/O	111	I/O
4	I/O	40	I/O	76	I/O	112	I/O
5	I/O	41	I/O	77	I/O	113	I/O
6	I/O	42	I/O	78	I/O	114	I/O
7	I/O	43	I/O	79	I/O	115	I/O
8	I/O	44	GND	80	I/O	116	I/O
9	I/O	45	I/O	81	I/O	117	I/O
10	TMS	46	I/O	82	V _{CCI}	118	I/O
11	V _{CCI}	47	I/O	83	I/O	119	I/O
12	I/O	48	I/O	84	I/O	120	I/O
13	I/O	49	I/O	85	I/O	121	I/O
14	I/O	50	I/O	86	I/O	122	V _{CCA}
15	I/O	51	I/O	87	TDO, I/O	123	GND
16	I/O	52	V _{CCI}	88	I/O	124	V _{CCI}
17	I/O	53	I/O	89	GND	125	I/O
18	I/O	54	I/O	90	I/O	126	I/O
19	I/O	55	I/O	91	I/O	127	I/O
20	I/O	56	I/O	92	I/O	128	I/O
21	GND	57	I/O	93	I/O	129	I/O
22	V _{CCA}	58	I/O	94	I/O	130	I/O
23	GND	59	I/O	95	I/O	131	I/O
24	I/O	60	I/O	96	I/O	132	I/O
25	TRST, I/O	61	I/O	97	I/O	133	GND
26	I/O	62	I/O	98	V _{CCA}	134	I/O
27	I/O	63	I/O	99	V _{CCI}	135	I/O
28	I/O	64	PRB, I/O	100	I/O	136	I/O
29	I/O	65	GND	101	I/O	137	I/O
30	I/O	66	V _{CCA}	102	I/O	138	I/O
31	I/O	67	NC	103	I/O	139	I/O
32	V _{CCI}	68	I/O	104	I/O	140	V _{CCI}
33	V _{CCA}	69	HCLK	105	I/O	141	I/O
34	I/O	70	I/O	106	I/O	142	I/O
35	I/O	71	I/O	107	I/O	143	I/O
36	I/O	72	I/O	108	GND	144	I/O



176-Pin TQFP			
Pin Number	A54SX32A Function		
145	I/O		
146	I/O		
147	I/O		
148	I/O		
149	I/O		
150	I/O		
151	I/O		
152	CLKA		
153	CLKB		
154	NC		
155	GND		
156	V _{CCA}		
157	PRA, I/O		
158	I/O		
159	I/O		
160	I/O		
161	I/O		
162	I/O		
163	I/O		
164	I/O		
165	I/O		
166	I/O		
167	I/O		
168	I/O		
169	V _{CCI}		
170	I/O		
171	I/O		
172	I/O		
173	I/O		
174	I/O		
175	I/O		
176	TCK, I/O		

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
AD18	I/O	I/O		
AD19	I/O	I/O		
AD20	I/O	I/O		
AD21	I/O	I/O		
AD22	I/O	I/O		
AD23	V _{CCI}	V _{CCI}		
AD24	NC*	I/O		
AD25	NC*	I/O		
AD26	NC*	I/O		
AE1	NC*	NC		
AE2	I/O	I/O		
AE3	NC*	I/O		
AE4	NC*	I/O		
AE5	NC*	I/O		
AE6	NC*	I/O		
AE7	I/O	I/O		
AE8	I/O	I/O		
AE9	I/O	I/O		
AE10	I/O	I/O		
AE11	NC*	I/O		
AE12	I/O	I/O		
AE13	I/O	I/O		
AE14	I/O	I/O		
AE15	NC*	I/O		
AE16	NC*	I/O		
AE17	I/O	I/O		
AE18	I/O	I/O		
AE19	I/O	I/O		
AE20	I/O	I/O		
AE21	NC*	I/O		
AE22	NC*	I/O		
AE23	NC*	I/O		
AE24	NC*	I/O		
AE25	NC*	NC		
AE26	NC*	NC		

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
AF1	NC*	NC		
AF2	NC*	NC		
AF3	NC	I/O		
AF4	NC*	I/O		
AF5	NC*	I/O		
AF6	NC*	I/O		
AF7	I/O	I/O		
AF8	I/O	I/O		
AF9	I/O	I/O		
AF10	I/O	I/O		
AF11	NC*	I/O		
AF12	NC*	NC		
AF13	HCLK	HCLK		
AF14	I/O	QCLKB		
AF15	NC*	I/O		
AF16	NC*	I/O		
AF17	I/O	I/O		
AF18	I/O	I/O		
AF19	I/O	I/O		
AF20	NC*	I/O		
AF21	NC*	I/O		
AF22	NC*	I/O		
AF23	NC*	I/O		
AF24	NC*	I/O		
AF25	NC*	NC		
AF26	NC*	NC		
B1	NC*	NC		
B2	NC*	NC		
B3	NC*	I/O		
B4	NC*	I/O		
B5	NC*	I/O		
B6	I/O	I/O		
B7	I/O	I/O		
B8	I/O	I/O		
B9	I/O	I/O		

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
B10	I/O	I/O		
B11	NC*	I/O		
B12	NC*	I/O		
B13	V _{CCI}	V _{CCI}		
B14	CLKA	CLKA		
B15	NC*	I/O		
B16	NC*	I/O		
B17	I/O	I/O		
B18	V _{CCI}	V _{CCI}		
B19	I/O	I/O		
B20	I/O	I/O		
B21	NC*	I/O		
B22	NC*	I/O		
B23	NC*	I/O		
B24	NC*	I/O		
B25	I/O	I/O		
B26	NC*	NC		
C1	NC*	I/O		
C2	NC*	I/O		
C3	NC*	I/O		
C4	NC*	I/O		
C5	I/O	I/O		
C6	V _{CCI}	V _{CCI}		
С7	I/O	I/O		
C8	I/O	I/O		
С9	V _{CCI}	V _{CCI}		
C10	I/O	I/O		
C11	I/O	I/O		
C12	I/O	I/O		
C13	PRA, I/O	PRA, I/O		
C14	I/O	I/O		
C15	I/O	QCLKD		
C16	I/O	I/O		
C17	I/O	I/O		
C18	I/O	I/O		

Note: *These pins must be left floating on the A54SX32A device.

484-Pin FBGA				
N	A54SX72A Function	A54SX32A Function	Pin Number	
	GND	GND	K10	
	GND	GND	K11	
	GND	GND	K12	
	GND	GND	K13	
	GND	GND	K14	
	GND	GND	K15	
	GND	GND	K16	
	GND	GND	K17	
	I/O	I/O	K22	
	I/O	I/O	K23	
	NC	NC*	K24	
	I/O	NC*	K25	
	I/O	NC*	K26	
	I/O	NC*	L1	
	I/O	NC*	L2	
	I/O	I/O	L3	
	I/O	I/O	L4	
	I/O	I/O	L5	
	GND	GND	L10	
	GND	GND	L11	
	GND	GND	L12	
	GND	GND	L13	
	GND	GND	L14	
	GND	GND	L15	
	GND	GND	L16	
	GND	GND	L17	
	I/O	I/O	L22	
	I/O	I/O	L23	
	I/O	I/O	L24	
	I/O	I/O	L25	
	I/O	I/O	L26	
	NC	NC*	M1	
	I/O	I/O	M2	
	I/O	I/O	M3	
	I/O	I/O	M4	

A54SX32A Function	A545X72A
	Function
I/O	I/O
GND	GND
I/O	I/O
I/O	I/O
I/O	I/O
NC*	I/O
NC*	I/O
I/O	I/O
V _{CCI}	V _{CCI}
I/O	I/O
I/O	I/O
I/O	I/O
GND	GND
V _{CCA}	V _{CCA}
I/O	I/O
I/O	I/O
I/O	I/O
NC*	NC
NC*	I/O
NC*	I/O
I/O	I/O
	GND GND GND GND GND GND GND GND GND J/O J/O J/O VCCI J/O J/O J/O J/O J/O J/O GND J/O J/O J/O J/O J/O GND GND GND GND J/O J/O J/O J/O J/O GND GND GND J/O J/O J/O J/O J/O J/O J/O

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
P4	I/O	I/O		
P5	V _{CCA}	V _{CCA}		
P10	GND	GND		
P11	GND	GND		
P12	GND	GND		
P13	GND	GND		
P14	GND	GND		
P15	GND	GND		
P16	GND	GND		
P17	GND	GND		
P22	I/O	I/O		
P23	I/O	I/O		
P24	V _{CCI}	V _{CCI}		
P25	I/O	I/O		
P26	I/O	I/O		
R1	NC*	I/O		
R2	NC*	I/O		
R3	I/O	I/O		
R4	I/O	I/O		
R5	TRST, I/O	TRST, I/O		
R10	GND	GND		
R11	GND	GND		
R12	GND	GND		
R13	GND	GND		
R14	GND	GND		
R15	GND	GND		
R16	GND	GND		
R17	GND	GND		
R22	I/O	I/O		
R23	I/O	I/O		
R24	I/O	I/O		
R25	NC*	I/O		
R26	NC*	I/O		
T1	NC*	I/O		
T2	NC*	I/O		

Note: *These pins must be left floating on the A54SX32A device.

Actel [®]	
SX-A Family FPGAs	

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
T3	I/O	I/O		
T4	I/O	I/O		
T5	I/O	I/O		
T10	GND	GND		
T11	GND	GND		
T12	GND	GND		
T13	GND	GND		
T14	GND	GND		
T15	GND	GND		
T16	GND	GND		
T17	GND	GND		
T22	I/O	I/O		
T23	I/O	I/O		
T24	I/O	I/O		
T25	NC*	I/O		
T26	NC*	I/O		
U1	I/O	I/O		
U2	V _{CCI}	V _{CCI}		
U3	I/O	I/O		
U4	I/O	I/O		
U5	I/O	I/O		
U10	GND	GND		
U11	GND	GND		
U12	GND	GND		
U13	GND	GND		
U14	GND	GND		
U15	GND	GND		
U16	GND	GND		
U17	GND	GND		
U22	I/O	I/O		
U23	I/O	I/O		
U24	I/O	I/O		
U25	V _{CCI}	V _{CCI}		
U26	I/O	I/O		
V1	NC*	I/O		

484-Pin FBGA				
Pin Number	A54SX32A Function	A54SX72A Function		
V2	NC*	I/O		
V3	I/O	I/O		
V4	I/O	I/O		
V5	I/O	I/O		
V22	V _{CCA}	V _{CCA}		
V23	I/O	I/O		
V24	I/O	I/O		
V25	NC*	I/O		
V26	NC*	I/O		
W1	I/O	I/O		
W2	I/O	I/O		
W3	I/O	I/O		
W4	I/O	I/O		
W5	I/O	I/O		
W22	I/O	I/O		
W23	V _{CCA}	V _{CCA}		
W24	I/O	I/O		
W25	NC*	I/O		
W26	NC*	I/O		
Y1	NC*	I/O		
Y2	NC*	I/O		
Y3	I/O	I/O		
Y4	I/O	I/O		
Y5	NC*	I/O		
Y22	I/O	I/O		
Y23	I/O	I/O		
Y24	V _{CCI}	V _{CCI}		
Y25	I/O	I/O		
Y26	I/O	I/O		

Note: *These pins must be left floating on the A54SX32A device.



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2	-3 speed grades have been discontinued.	N/A
(June 2006)	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the -3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9

Previous Version	Changes in Current Version (v5.3)	Page
v4.0	Table 2-12 was updated.	2-11
(continued)	The was updated.	2-14
	The "Sample Path Calculations" were updated.	2-14
	Table 2-13 was updated.	2-17
	Table 2-13 was updated.	2-17
	All timing tables were updated.	2-18 to 2-52
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i
	The "Ordering Information" section was updated.	1-ii
	The "Temperature Grade Offering" section was updated.	1-iii
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1
	The ""Clock Resources" section" was updated	1-5
	The Table 1-1 • SX-A Clock Resources is new.	1-5
	The "User Security" section is new.	1-7
	The "I/O Modules" section was updated.	1-7
	The Table 1-2 • I/O Features was updated.	1-8
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8
	The Figure 1-12 • Device Selection Wizard is new.	1-9
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12
	The "Design Considerations" section was updated.	1-12
	The Figure 1-13 • Probe Setup was updated.	1-12
	The Design Environment was updated.	1-13
	The Figure 1-13 • Design Flow is new.	1-11
	The "Absolute Maximum Ratings*" section was updated.	1-12
	The "Recommended Operating Conditions" section was updated.	1-12
	The "Electrical Specifications" section was updated.	1-12
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.	1-23
	The "Pin Description" section was updated.	1-15
v2.0.1	The "Design Environment" section has been updated.	1-13
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23