



Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-fpqq208">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-fpqq208</a>

## Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

**Notes:**

1. C = Commercial
2. I = Industrial
3. A = Automotive
4. M = Military
5. B = MIL-STD-883 Class B
6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

## Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	✓	✓	✓	Discontinued
Industrial		✓	✓	✓	Discontinued
Automotive		✓			
Military		✓	✓		
MIL-STD-883B		✓	✓		

**Notes:**

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

## JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 $\mu$	0	8, 9	40B4, 42B4
		1	A, B	40B4, 42B4
A54SX16A	0.22 $\mu$	0	9	40B8, 42B8
		1	B	40B8, 42B8
	0.25 $\mu$	1	B	22B8
A54SX32A	0.2 2 $\mu$	0	9	40BD, 42BD
		1	B	40BD, 42BD
	0.25 $\mu$	1	B	22BD
A54SX72A	0.22 $\mu$	0	9	40B2, 42B2
		1	B	40B2, 42B2
	0.25 $\mu$	1	B	22B2

## Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the *Libero IDE* flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

## Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.



# Detailed Specifications

## Operating Conditions

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
$V_{CCI}$	DC Supply Voltage for I/Os	-0.3 to +6.0	V
$V_{CCA}$	DC Supply Voltage for Arrays	-0.3 to +3.0	V
$V_I$	Input Voltage	-0.5 to +5.75	V
$V_O$	Output Voltage	-0.5 to + $V_{CCI}$ + 0.5	V
$T_{STG}$	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	-40 to +85	°C
2.5 V Power Supply Range ( $V_{CCA}$ and $V_{CCI}$ )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range ( $V_{CCI}$ )	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range ( $V_{CCI}$ )	4.75 to 5.25	4.75 to 5.25	V

## Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with  $V_{CCA} = 2.5$  V

Product	$V_{CCI} = 2.5$ V	$V_{CCI} = 3.3$ V	$V_{CCI} = 5$ V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

Table 2-4 • Supply Voltages

$V_{CCA}$	$V_{CCI}^*$	Maximum Input Tolerance	Maximum Output Drive
2.5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

**Note:** \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

## Thermal Characteristics

### Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JC} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

$\theta_{JA}$  = Junction-to-air thermal resistance

$\theta_{JC}$  = Junction-to-case thermal resistance

$T_J$  = Junction temperature

$T_A$  = Ambient temperature

$T_C$  = Case temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	$\theta_{JC}$	$\theta_{JA}$			Units
			Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

**Notes:**

1. The A54SX08A PQ208 has no heat spreader.
2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

$$\theta_{CS} = 0.37^{\circ}\text{C}/\text{W}$$

= thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

$$\theta_{SA} = \text{thermal resistance of the heat sink in } ^{\circ}\text{C}/\text{W}$$

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 2-15

$$\theta_{SA} = 13.33^{\circ}\text{C}/\text{W} - 3.20^{\circ}\text{C}/\text{W} - 0.37^{\circ}\text{C}/\text{W}$$


$$\theta_{SA} = 9.76^{\circ}\text{C}/\text{W}$$

A heat sink with a thermal resistance of  $9.76^{\circ}\text{C}/\text{W}$  or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

## SX-A Timing Model



**Note:** \*Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

## Sample Path Calculations

### Hardwired Clock

$$\begin{aligned}
 \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\
 &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\
 \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\
 &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns}
 \end{aligned}$$

### Routed Clock

$$\begin{aligned}
 \text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\
 &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\
 \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\
 &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns}
 \end{aligned}$$

Table 2-21 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>C-Cell Propagation Delays<sup>2</sup></b>										
$t_{PD}$	Internal Array Module	0.9	1.0	1.2	1.4	1.6	1.8	1.9	ns	
<b>Predicted Routing Delays<sup>3</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns	
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.4	0.6	ns	
$t_{RD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.5	0.6	ns	
$t_{RD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.6	0.8	ns	
$t_{RD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	0.8	1.1	ns	
$t_{RD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.0	1.4	ns	
$t_{RD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	2.0	2.5	ns	
$t_{RD12}$	FO = 12 Routing Delay	1.7	2	2.2	2.6	2.6	3.0	3.6	ns	
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	0.9	1.0	1.3	ns	
$t_{CLR}$	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	0.8	1.0	1.0	ns	
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7	0.8	0.8	1.0	1.0	1.4	1.4	ns	
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	1.0	1.0	1.4	1.4	ns	
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
$t_{WASYN}$	Asynchronous Pulse Width	1.3	1.5	1.6	1.9	1.9	2.7	2.7	ns	
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.5	0.7	0.7	ns	
$t_{HASYN}$	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.4	0.6	0.6	ns	
$t_{MPW}$	Clock Minimum Pulse Width	1.4	1.7	1.9	2.2	2.2	3.0	3.0	ns	
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.5	0.6	0.7	0.8	0.8	1.1	1.1	ns	
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	0.8	0.9	1.0	1.1	1.1	1.6	1.6	ns	
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	0.7	1.0	1.0	ns	
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	1.0	1.0	1.4	1.4	ns	
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.7	0.7	0.8	1.0	1.0	1.4	1.4	ns	
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	0.9	1.1	1.2	1.4	1.4	2.0	2.0	ns	

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-28 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>C-Cell Propagation Delays<sup>2</sup></b>										
$t_{PD}$	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns			
<b>Predicted Routing Delays<sup>3</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	ns		
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.6	ns		
$t_{RD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.6	ns		
$t_{RD2}$	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.8	ns		
$t_{RD3}$	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	1.1	ns		
$t_{RD4}$	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.4	ns		
$t_{RD8}$	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	2.5	ns		
$t_{RD12}$	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	2.6	3.6	ns		
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns			
$t_{CLR}$	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns			
$t_{PRESET}$	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns			
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns			
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns			
$t_{WASYN}$	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns			
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns			
$t_{HASYN}$	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns			
$t_{MPW}$	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns			
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns			
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns			
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns			
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns			
$t_{INYH}$	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns			
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns			

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-33 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>3.3 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
$t_{DHL}$	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
<b>3.3 V LVTTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
$t_{DHL}$	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
$d_{TLH}^3$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
$d_{THL}^3$	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF.  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-37 • A54SX72A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>										
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.6		1.9		2.1		2.5		3.8 ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5	3.8 ns
$t_{HPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2 ns
$t_{HPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2 ns
$t_{HCKSW}$	Maximum Skew		1.4		1.6		1.8		2.1	3.3 ns
$t_{HP}$	Minimum Period	3.0		3.4		4.0		4.6		6.4 ns
$f_{HMAX}$	Maximum Frequency		333		294		250		217	156 MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	2.2		2.6		2.9		3.4		4.8 ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3	6.0 ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	2.4		2.8		3.2		3.7		5.2 ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5	6.2 ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	2.6		3.0		3.4		4.0		5.6 ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8	6.7 ns
$t_{RPWH}$	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2 ns
$t_{RPWL}$	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2 ns
$t_{RCKSW}$	Maximum Skew (Light Load)		1.9		2.2		2.5		3	4.1 ns
$t_{RCKSW}$	Maximum Skew (50% Load)	1.9		2.1		2.4		2.8		3.9 ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.9		2.1		2.4		2.8		3.9 ns
<b>Quadrant Array Clock Networks</b>										
$t_{QCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.3		1.5		1.7		1.9		2.7 ns
$t_{QCHKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2	2.8 ns
$t_{QCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.5		1.7		1.9		2.2		3.1 ns
$t_{QCHKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.5		1.8		2		2.3		3.2 ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-38 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{QCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.4	ns
$t_{QCHKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.5	ns
$t_{QPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{QPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{QCKSW}$	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
$t_{QCKSW}$	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
$t_{QCKSW}$	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

**Note:** \*All -3 speed grades have been discontinued.

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
71	I/O	I/O	I/O	I/O
72	I/O	I/O	I/O	I/O
73	NC	I/O	I/O	I/O
74	I/O	I/O	I/O	QCLKA
75	NC	I/O	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND	GND
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
79	GND	GND	GND	GND
80	NC	NC	NC	NC
81	I/O	I/O	I/O	I/O
82	HCLK	HCLK	HCLK	HCLK
83	I/O	I/O	I/O	V <sub>CCI</sub>
84	I/O	I/O	I/O	QCLKB
85	NC	I/O	I/O	I/O
86	I/O	I/O	I/O	I/O
87	I/O	I/O	I/O	I/O
88	NC	I/O	I/O	I/O
89	I/O	I/O	I/O	I/O
90	I/O	I/O	I/O	I/O
91	NC	I/O	I/O	I/O
92	I/O	I/O	I/O	I/O
93	I/O	I/O	I/O	I/O
94	NC	I/O	I/O	I/O
95	I/O	I/O	I/O	I/O
96	I/O	I/O	I/O	I/O
97	NC	I/O	I/O	I/O
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
99	I/O	I/O	I/O	I/O
100	I/O	I/O	I/O	I/O
101	I/O	I/O	I/O	I/O
102	I/O	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	I/O	I/O	I/O
105	GND	GND	GND	GND

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
106	NC	I/O	I/O	I/O
107	I/O	I/O	I/O	I/O
108	NC	I/O	I/O	I/O
109	I/O	I/O	I/O	I/O
110	I/O	I/O	I/O	I/O
111	I/O	I/O	I/O	I/O
112	I/O	I/O	I/O	I/O
113	I/O	I/O	I/O	I/O
114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
116	NC	I/O	I/O	GND
117	I/O	I/O	I/O	V <sub>CCA</sub>
118	I/O	I/O	I/O	I/O
119	NC	I/O	I/O	I/O
120	I/O	I/O	I/O	I/O
121	I/O	I/O	I/O	I/O
122	NC	I/O	I/O	I/O
123	I/O	I/O	I/O	I/O
124	I/O	I/O	I/O	I/O
125	NC	I/O	I/O	I/O
126	I/O	I/O	I/O	I/O
127	I/O	I/O	I/O	I/O
128	I/O	I/O	I/O	I/O
129	GND	GND	GND	GND
130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
131	GND	GND	GND	GND
132	NC	NC	NC	I/O
133	I/O	I/O	I/O	I/O
134	I/O	I/O	I/O	I/O
135	NC	I/O	I/O	I/O
136	I/O	I/O	I/O	I/O
137	I/O	I/O	I/O	I/O
138	NC	I/O	I/O	I/O
139	I/O	I/O	I/O	I/O
140	I/O	I/O	I/O	I/O

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
141	NC	I/O	I/O	I/O
142	I/O	I/O	I/O	I/O
143	NC	I/O	I/O	I/O
144	I/O	I/O	I/O	I/O
145	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
146	GND	GND	GND	GND
147	I/O	I/O	I/O	I/O
148	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
149	I/O	I/O	I/O	I/O
150	I/O	I/O	I/O	I/O
151	I/O	I/O	I/O	I/O
152	I/O	I/O	I/O	I/O
153	I/O	I/O	I/O	I/O
154	I/O	I/O	I/O	I/O
155	NC	I/O	I/O	I/O
156	NC	I/O	I/O	I/O
157	GND	GND	GND	GND
158	I/O	I/O	I/O	I/O
159	I/O	I/O	I/O	I/O
160	I/O	I/O	I/O	I/O
161	I/O	I/O	I/O	I/O
162	I/O	I/O	I/O	I/O
163	I/O	I/O	I/O	I/O
164	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
165	I/O	I/O	I/O	I/O
166	I/O	I/O	I/O	I/O
167	NC	I/O	I/O	I/O
168	I/O	I/O	I/O	I/O
169	I/O	I/O	I/O	I/O
170	NC	I/O	I/O	I/O
171	I/O	I/O	I/O	I/O
172	I/O	I/O	I/O	I/O
173	NC	I/O	I/O	I/O
174	I/O	I/O	I/O	I/O
175	I/O	I/O	I/O	I/O

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
176	NC	I/O	I/O	I/O
177	I/O	I/O	I/O	I/O
178	I/O	I/O	I/O	QCLKD
179	I/O	I/O	I/O	I/O
180	CLKA	CLKA	CLKA	CLKA
181	CLKB	CLKB	CLKB	CLKB
182	NC	NC	NC	NC
183	GND	GND	GND	GND
184	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
185	GND	GND	GND	GND
186	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
187	I/O	I/O	I/O	V <sub>CCI</sub>
188	I/O	I/O	I/O	I/O
189	NC	I/O	I/O	I/O
190	I/O	I/O	I/O	QCLKC
191	I/O	I/O	I/O	I/O
192	NC	I/O	I/O	I/O
193	I/O	I/O	I/O	I/O
194	I/O	I/O	I/O	I/O
195	NC	I/O	I/O	I/O
196	I/O	I/O	I/O	I/O
197	I/O	I/O	I/O	I/O
198	NC	I/O	I/O	I/O
199	I/O	I/O	I/O	I/O
200	I/O	I/O	I/O	I/O
201	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
202	NC	I/O	I/O	I/O
203	NC	I/O	I/O	I/O
204	I/O	I/O	I/O	I/O
205	NC	I/O	I/O	I/O
206	I/O	I/O	I/O	I/O
207	I/O	I/O	I/O	I/O
208	TCK, I/O	TCK, I/O	TCK, I/O	TCK, I/O

## 256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)


### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
A1	GND	GND	GND
A2	TCK, I/O	TCK, I/O	TCK, I/O
A3	I/O	I/O	I/O
A4	I/O	I/O	I/O
A5	I/O	I/O	I/O
A6	I/O	I/O	I/O
A7	I/O	I/O	I/O
A8	I/O	I/O	I/O
A9	CLKB	CLKB	CLKB
A10	I/O	I/O	I/O
A11	I/O	I/O	I/O
A12	NC	I/O	I/O
A13	I/O	I/O	I/O
A14	I/O	I/O	I/O
A15	GND	GND	GND
A16	GND	GND	GND
B1	I/O	I/O	I/O
B2	GND	GND	GND
B3	I/O	I/O	I/O
B4	I/O	I/O	I/O
B5	I/O	I/O	I/O
B6	NC	I/O	I/O
B7	I/O	I/O	I/O
B8	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
B9	I/O	I/O	I/O
B10	I/O	I/O	I/O
B11	NC	I/O	I/O
B12	I/O	I/O	I/O
B13	I/O	I/O	I/O
B14	I/O	I/O	I/O
B15	GND	GND	GND
B16	I/O	I/O	I/O
C1	I/O	I/O	I/O
C2	TDI, I/O	TDI, I/O	TDI, I/O
C3	GND	GND	GND
C4	I/O	I/O	I/O
C5	NC	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
C6	I/O	I/O	I/O
C7	I/O	I/O	I/O
C8	I/O	I/O	I/O
C9	CLKA	CLKA	CLKA
C10	I/O	I/O	I/O
C11	I/O	I/O	I/O
C12	I/O	I/O	I/O
C13	I/O	I/O	I/O
C14	I/O	I/O	I/O
C15	I/O	I/O	I/O
C16	I/O	I/O	I/O
D1	I/O	I/O	I/O
D2	I/O	I/O	I/O
D3	I/O	I/O	I/O
D4	I/O	I/O	I/O
D5	I/O	I/O	I/O
D6	I/O	I/O	I/O
D7	I/O	I/O	I/O
D8	PRA, I/O	PRA, I/O	PRA, I/O
D9	I/O	I/O	QCLKD
D10	I/O	I/O	I/O
D11	NC	I/O	I/O
D12	I/O	I/O	I/O
D13	I/O	I/O	I/O
D14	I/O	I/O	I/O
D15	I/O	I/O	I/O
D16	I/O	I/O	I/O
E1	I/O	I/O	I/O
E2	I/O	I/O	I/O
E3	I/O	I/O	I/O
E4	I/O	I/O	I/O
E5	I/O	I/O	I/O
E6	I/O	I/O	I/O
E7	I/O	I/O	QCLKC
E8	I/O	I/O	I/O
E9	I/O	I/O	I/O
E10	I/O	I/O	I/O

# 484-Pin FBGA



**Figure 3-8 • 484-Pin FBGA (Top View)**

## Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AD18	I/O	I/O
AD19	I/O	I/O
AD20	I/O	I/O
AD21	I/O	I/O
AD22	I/O	I/O
AD23	V <sub>CCI</sub>	V <sub>CCI</sub>
AD24	NC*	I/O
AD25	NC*	I/O
AD26	NC*	I/O
AE1	NC*	NC
AE2	I/O	I/O
AE3	NC*	I/O
AE4	NC*	I/O
AE5	NC*	I/O
AE6	NC*	I/O
AE7	I/O	I/O
AE8	I/O	I/O
AE9	I/O	I/O
AE10	I/O	I/O
AE11	NC*	I/O
AE12	I/O	I/O
AE13	I/O	I/O
AE14	I/O	I/O
AE15	NC*	I/O
AE16	NC*	I/O
AE17	I/O	I/O
AE18	I/O	I/O
AE19	I/O	I/O
AE20	I/O	I/O
AE21	NC*	I/O
AE22	NC*	I/O
AE23	NC*	I/O
AE24	NC*	I/O
AE25	NC*	NC
AE26	NC*	NC

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AF1	NC*	NC
AF2	NC*	NC
AF3	NC	I/O
AF4	NC*	I/O
AF5	NC*	I/O
AF6	NC*	I/O
AF7	I/O	I/O
AF8	I/O	I/O
AF9	I/O	I/O
AF10	I/O	I/O
AF11	NC*	I/O
AF12	NC*	NC
AF13	HCLK	HCLK
AF14	I/O	QCLKB
AF15	NC*	I/O
AF16	NC*	I/O
AF17	I/O	I/O
AF18	I/O	I/O
AF19	I/O	I/O
AF20	NC*	I/O
AF21	NC*	I/O
AF22	NC*	I/O
AF23	NC*	I/O
AF24	NC*	I/O
AF25	NC*	NC
AF26	NC*	NC
B1	NC*	NC
B2	NC*	NC
B3	NC*	I/O
B4	NC*	I/O
B5	NC*	I/O
B6	I/O	I/O
B7	I/O	I/O
B8	I/O	I/O
B9	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
B10	I/O	I/O
B11	NC*	I/O
B12	NC*	I/O
B13	V <sub>CCI</sub>	V <sub>CCI</sub>
B14	CLKA	CLKA
B15	NC*	I/O
B16	NC*	I/O
B17	I/O	I/O
B18	V <sub>CCI</sub>	V <sub>CCI</sub>
B19	I/O	I/O
B20	I/O	I/O
B21	NC*	I/O
B22	NC*	I/O
B23	NC*	I/O
B24	NC*	I/O
B25	I/O	I/O
B26	NC*	NC
C1	NC*	I/O
C2	NC*	I/O
C3	NC*	I/O
C4	NC*	I/O
C5	I/O	I/O
C6	V <sub>CCI</sub>	V <sub>CCI</sub>
C7	I/O	I/O
C8	I/O	I/O
C9	V <sub>CCI</sub>	V <sub>CCI</sub>
C10	I/O	I/O
C11	I/O	I/O
C12	I/O	I/O
C13	PRA, I/O	PRA, I/O
C14	I/O	I/O
C15	I/O	QCLKD
C16	I/O	I/O
C17	I/O	I/O
C18	I/O	I/O

**Note:** \*These pins must be left floating on the A54SX32A device.

Actel and the Actel logo are registered trademarks of Actel Corporation.  
All other trademarks are the property of their owners.



[www.actel.com](http://www.actel.com)

**Actel Corporation**

2061 Stierlin Court  
Mountain View, CA  
94043-4655 USA  
**Phone** 650.318.4200  
**Fax** 650.318.4600

**Actel Europe Ltd.**

River Court, Meadows Business Park  
Station Approach, Blackwater  
Camberley, Surrey GU17 9AB  
United Kingdom  
**Phone** +44 (0) 1276 609 300  
**Fax** +44 (0) 1276 607 540

**Actel Japan**

EXOS Ebisu Bldg. 4F  
1-24-14 Ebisu Shibuya-ku  
Tokyo 150 Japan  
**Phone** +81.03.3445.7671  
**Fax** +81.03.3445.7668  
[www.jp.actel.com](http://www.jp.actel.com)

**Actel Hong Kong**

Suite 2114, Two Pacific Place  
88 Queensway, Admiralty  
Hong Kong  
**Phone** +852 2185 6460  
**Fax** +852 2185 6488  
[www.actel.com.cn](http://www.actel.com.cn)