



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                          |
| Number of LABs/CLBs            | 2880                                                                                                                                                              |
| Number of Logic Elements/Cells | -                                                                                                                                                                 |
| Total RAM Bits                 | -                                                                                                                                                                 |
| Number of I/O                  | 81                                                                                                                                                                |
| Number of Gates                | 48000                                                                                                                                                             |
| Voltage - Supply               | 2.25V ~ 5.25V                                                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | -40°C ~ 125°C (TA)                                                                                                                                                |
| Package / Case                 | 100-LQFP                                                                                                                                                          |
| Supplier Device Package        | 100-TQFP (14x14)                                                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tq100a">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tq100a</a> |

## Logic Module Design

The SX-A family architecture is described as a “sea-of-modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

## Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

## Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization




Figure 1-9 • SX-A QCLK Architecture





Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

**Table 2-8 • AC Specifications (5 V PCI Operation)**

| Symbol       | Parameter              | Condition                                 | Min.                            | Max.               | Units |
|--------------|------------------------|-------------------------------------------|---------------------------------|--------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 1.4$ <sup>1</sup>       | -44                             | –                  | mA    |
|              |                        | $1.4 \leq V_{OUT} < 2.4$ <sup>1, 2</sup>  | $(-44 + (V_{OUT} - 1.4)/0.024)$ | –                  | mA    |
|              |                        | $3.1 < V_{OUT} < V_{CCI}$ <sup>1, 3</sup> | –                               | EQ 2-1 on page 2-5 | –     |
|              | (Test Point)           | $V_{OUT} = 3.1$ <sup>3</sup>              | –                               | -142               | mA    |
| $I_{OL(AC)}$ | Switching Current Low  | $V_{OUT} \geq 2.2$ <sup>1</sup>           | 95                              | –                  | mA    |
|              |                        | $2.2 > V_{OUT} > 0.55$ <sup>1</sup>       | $(V_{OUT}/0.023)$               | –                  | mA    |
|              |                        | $0.71 > V_{OUT} > 0$ <sup>1, 3</sup>      | –                               | EQ 2-2 on page 2-5 | –     |
|              | (Test Point)           | $V_{OUT} = 0.71$ <sup>3</sup>             | –                               | 206                | mA    |
| $I_{CL}$     | Low Clamp Current      | $-5 < V_{IN} \leq -1$                     | $-25 + (V_{IN} + 1)/0.015$      | –                  | mA    |
| $slew_R$     | Output Rise Slew Rate  | 0.4 V to 2.4 V load <sup>4</sup>          | 1                               | 5                  | V/ns  |
| $slew_F$     | Output Fall Slew Rate  | 2.4 V to 0.4 V load <sup>4</sup>          | 1                               | 5                  | V/ns  |

**Notes:**

1. Refer to the *V<sub>I</sub>* curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



## Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the *eX*, *SX-A* and *RT54SX-S* *Power Calculator* worksheet.

## Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                              | Description                           | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|----------------------------------------|---------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                        |                                       | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| C-Cell Propagation Delays <sup>1</sup> |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>PD</sub>                        | Internal Array Module                 | 0.9      |      | 1.1      |      | 1.2        |      | 1.7      |      | ns    |
| Predicted Routing Delays <sup>2</sup>  |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>DC</sub>                        | FO = 1 Routing Delay, Direct Connect  | 0.1      |      | 0.1      |      | 0.1        |      | 0.1      |      | ns    |
| t <sub>FC</sub>                        | FO = 1 Routing Delay, Fast Connect    | 0.3      |      | 0.3      |      | 0.4        |      | 0.6      |      | ns    |
| t <sub>RD1</sub>                       | FO = 1 Routing Delay                  | 0.3      |      | 0.4      |      | 0.5        |      | 0.6      |      | ns    |
| t <sub>RD2</sub>                       | FO = 2 Routing Delay                  | 0.5      |      | 0.5      |      | 0.6        |      | 0.8      |      | ns    |
| t <sub>RD3</sub>                       | FO = 3 Routing Delay                  | 0.6      |      | 0.7      |      | 0.8        |      | 1.1      |      | ns    |
| t <sub>RD4</sub>                       | FO = 4 Routing Delay                  | 0.8      |      | 0.9      |      | 1          |      | 1.4      |      | ns    |
| t <sub>RD8</sub>                       | FO = 8 Routing Delay                  | 1.4      |      | 1.5      |      | 1.8        |      | 2.5      |      | ns    |
| t <sub>RD12</sub>                      | FO = 12 Routing Delay                 | 2        |      | 2.2      |      | 2.6        |      | 3.6      |      | ns    |
| R-Cell Timing                          |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>RCO</sub>                       | Sequential Clock-to-Q                 | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>CLR</sub>                       | Asynchronous Clear-to-Q               | 0.6      |      | 0.6      |      | 0.8        |      | 1.0      |      | ns    |
| t <sub>PRESET</sub>                    | Asynchronous Preset-to-Q              | 0.7      |      | 0.7      |      | 0.9        |      | 1.2      |      | ns    |
| t <sub>SUD</sub>                       | Flip-Flop Data Input Set-Up           | 0.7      |      | 0.8      |      | 0.9        |      | 1.2      |      | ns    |
| t <sub>HD</sub>                        | Flip-Flop Data Input Hold             | 0.0      |      | 0.0      |      | 0.0        |      | 0.0      |      | ns    |
| t <sub>WASYN</sub>                     | Asynchronous Pulse Width              | 1.4      |      | 1.5      |      | 1.8        |      | 2.5      |      | ns    |
| t <sub>RECASYN</sub>                   | Asynchronous Recovery Time            | 0.4      |      | 0.4      |      | 0.5        |      | 0.7      |      | ns    |
| t <sub>HASYN</sub>                     | Asynchronous Hold Time                | 0.3      |      | 0.3      |      | 0.4        |      | 0.6      |      | ns    |
| t <sub>MPW</sub>                       | Clock Pulse Width                     | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| Input Module Propagation Delays        |                                       |          |      |          |      |            |      |          |      |       |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 2.5 V LVCMOS | 0.8      |      | 0.9      |      | 1.0        |      | 1.4      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 2.5 V LVCMOS  | 1.0      |      | 1.2      |      | 1.4        |      | 1.9      |      | ns    |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 3.3 V PCI    | 0.6      |      | 0.6      |      | 0.7        |      | 1.0      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 3.3 V PCI     | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>INYH</sub>                      | Input Data Pad to Y High 3.3 V LVTTTL | 0.7      |      | 0.7      |      | 0.9        |      | 1.2      |      | ns    |
| t <sub>INYL</sub>                      | Input Data Pad to Y Low 3.3 V LVTTTL  | 1.0      |      | 1.1      |      | 1.3        |      | 1.8      |      | ns    |

### Notes:

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • **A54SX08A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              | 1.4      |      | 1.6      |      | 1.8        |      | 2.6      |      | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              | 1.3      |      | 1.5      |      | 1.7        |      | 2.4      |      | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         | 0.4      |      | 0.4      |      | 0.5        |      | 0.7      |      | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    | 313      |      | 278      |      | 238        |      | 172      |      | MHz   |
| Routed Array Clock Networks                |                                                      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) | 1.0      |      | 1.1      |      | 1.3        |      | 1.8      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   | 1.0      |      | 1.1      |      | 1.3        |      | 1.8      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  | 1.1      |      | 1.2      |      | 1.4        |      | 2.0      |      | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  | 1.3      |      | 1.5      |      | 1.7        |      | 2.4      |      | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              | 0.7      |      | 0.8      |      | 0.9        |      | 1.3      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             | 0.9      |      | 1.0      |      | 1.2        |      | 1.7      |      | ns    |

Table 2-21 • A54SX16A Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                                | Description                      | -3 Speed <sup>1</sup> |      | -2 Speed |      | -1 Speed |      | Std. Speed |      | -F Speed |      | Units |
|----------------------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                                          |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| $t_{INYH}$                                               | Input Data Pad to Y High 5 V PCI |                       | 0.5  |          | 0.5  |          | 0.6  |            | 0.7  |          | 0.9  | ns    |
| $t_{INYL}$                                               | Input Data Pad to Y Low 5 V PCI  |                       | 0.7  |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| $t_{INYH}$                                               | Input Data Pad to Y High 5 V TTL |                       | 0.5  |          | 0.5  |          | 0.6  |            | 0.7  |          | 0.9  | ns    |
| $t_{INYL}$                                               | Input Data Pad to Y Low 5 V TTL  |                       | 0.7  |          | 0.8  |          | 0.9  |            | 1.1  |          | 1.5  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| $t_{IRD1}$                                               | FO = 1 Routing Delay             |                       | 0.3  |          | 0.3  |          | 0.3  |            | 0.4  |          | 0.6  | ns    |
| $t_{IRD2}$                                               | FO = 2 Routing Delay             |                       | 0.4  |          | 0.5  |          | 0.5  |            | 0.6  |          | 0.8  | ns    |
| $t_{IRD3}$                                               | FO = 3 Routing Delay             |                       | 0.5  |          | 0.6  |          | 0.7  |            | 0.8  |          | 1.1  | ns    |
| $t_{IRD4}$                                               | FO = 4 Routing Delay             |                       | 0.7  |          | 0.8  |          | 0.9  |            | 1.0  |          | 1.4  | ns    |
| $t_{IRD8}$                                               | FO = 8 Routing Delay             |                       | 1.2  |          | 1.4  |          | 1.5  |            | 0.8  |          | 2.5  | ns    |
| $t_{IRD12}$                                              | FO = 12 Routing Delay            |                       | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 3.6  | ns    |

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-25 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                         | Description                      | –3 Speed <sup>1</sup> |       | –2 Speed |       | –1 Speed |       | Std. Speed |       | –F Speed |       | Units |
|---------------------------------------------------|----------------------------------|-----------------------|-------|----------|-------|----------|-------|------------|-------|----------|-------|-------|
|                                                   |                                  | Min.                  | Max.  | Min.     | Max.  | Min.     | Max.  | Min.       | Max.  | Min.     | Max.  |       |
| 2.5 V LVCMOS Output Module Timing <sup>2, 3</sup> |                                  |                       |       |          |       |          |       |            |       |          |       |       |
| t <sub>DLH</sub>                                  | Data-to-Pad Low to High          |                       | 3.4   |          | 3.9   |          | 4.5   |            | 5.2   |          | 7.3   | ns    |
| t <sub>DHL</sub>                                  | Data-to-Pad High to Low          |                       | 2.6   |          | 3.0   |          | 3.3   |            | 3.9   |          | 5.5   | ns    |
| t <sub>DHLS</sub>                                 | Data-to-Pad High to Low—low slew |                       | 11.6  |          | 13.4  |          | 15.2  |            | 17.9  |          | 25.0  | ns    |
| t <sub>ENZL</sub>                                 | Enable-to-Pad, Z to L            |                       | 2.4   |          | 2.8   |          | 3.2   |            | 3.7   |          | 5.2   | ns    |
| t <sub>ENZLS</sub>                                | Data-to-Pad, Z to L—low slew     |                       | 11.8  |          | 13.7  |          | 15.5  |            | 18.2  |          | 25.5  | ns    |
| t <sub>ENZH</sub>                                 | Enable-to-Pad, Z to H            |                       | 3.4   |          | 3.9   |          | 4.5   |            | 5.2   |          | 7.3   | ns    |
| t <sub>ENLZ</sub>                                 | Enable-to-Pad, L to Z            |                       | 2.1   |          | 2.5   |          | 2.8   |            | 3.3   |          | 4.7   | ns    |
| t <sub>ENHZ</sub>                                 | Enable-to-Pad, H to Z            |                       | 2.6   |          | 3.0   |          | 3.3   |            | 3.9   |          | 5.5   | ns    |
| d <sub>TLH</sub> <sup>4</sup>                     | Delta Low to High                |                       | 0.031 |          | 0.037 |          | 0.043 |            | 0.051 |          | 0.071 | ns/pF |
| d <sub>THL</sub> <sup>4</sup>                     | Delta High to Low                |                       | 0.017 |          | 0.017 |          | 0.023 |            | 0.023 |          | 0.037 | ns/pF |
| d <sub>THLS</sub> <sup>4</sup>                    | Delta High to Low—low slew       |                       | 0.057 |          | 0.06  |          | 0.071 |            | 0.086 |          | 0.117 | ns/pF |

**Note:**

1. All –3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-26 • **A54SX16A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                      | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|------------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                                |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 3.3 V PCI Output Module Timing <sup>2</sup>    |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                               | Data-to-Pad Low to High          | 2.0                   |      | 2.3      |      | 2.6      |      | 3.1        |      | 4.3      |      | ns    |
| t <sub>DHL</sub>                               | Data-to-Pad High to Low          | 2.2                   |      | 2.5      |      | 2.8      |      | 3.3        |      | 4.6      |      | ns    |
| t <sub>ENZL</sub>                              | Enable-to-Pad, Z to L            | 1.4                   |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.1      |      | ns    |
| t <sub>ENZH</sub>                              | Enable-to-Pad, Z to H            | 2.0                   |      | 2.3      |      | 2.6      |      | 3.1        |      | 4.3      |      | ns    |
| t <sub>ENLZ</sub>                              | Enable-to-Pad, L to Z            | 2.5                   |      | 2.8      |      | 3.2      |      | 3.8        |      | 5.3      |      | ns    |
| t <sub>ENHZ</sub>                              | Enable-to-Pad, H to Z            | 2.2                   |      | 2.5      |      | 2.8      |      | 3.3        |      | 4.6      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                  | Delta Low to High                | 0.025                 |      | 0.03     |      | 0.03     |      | 0.04       |      | 0.045    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                  | Delta High to Low                | 0.015                 |      | 0.015    |      | 0.015    |      | 0.015      |      | 0.025    |      | ns/pF |
| 3.3 V LVTTTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                               | Data-to-Pad Low to High          | 2.8                   |      | 3.2      |      | 3.6      |      | 4.3        |      | 6.0      |      | ns    |
| t <sub>DHL</sub>                               | Data-to-Pad High to Low          | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| t <sub>DHLS</sub>                              | Data-to-Pad High to Low—low slew | 9.5                   |      | 10.9     |      | 12.4     |      | 14.6       |      | 20.4     |      | ns    |
| t <sub>ENZL</sub>                              | Enable-to-Pad, Z to L            | 2.2                   |      | 2.6      |      | 2.9      |      | 3.4        |      | 4.8      |      | ns    |
| t <sub>ENZLS</sub>                             | Enable-to-Pad, Z to L—low slew   | 15.8                  |      | 18.9     |      | 21.3     |      | 25.4       |      | 34.9     |      | ns    |
| t <sub>ENZH</sub>                              | Enable-to-Pad, Z to H            | 2.8                   |      | 3.2      |      | 3.6      |      | 4.3        |      | 6.0      |      | ns    |
| t <sub>ENLZ</sub>                              | Enable-to-Pad, L to Z            | 2.9                   |      | 3.3      |      | 3.7      |      | 4.4        |      | 6.2      |      | ns    |
| t <sub>ENHZ</sub>                              | Enable-to-Pad, H to Z            | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                  | Delta Low to High                | 0.025                 |      | 0.03     |      | 0.03     |      | 0.04       |      | 0.045    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                  | Delta High to Low                | 0.015                 |      | 0.015    |      | 0.015    |      | 0.015      |      | 0.025    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>                 | Delta High to Low—low slew       | 0.053                 |      | 0.053    |      | 0.067    |      | 0.073      |      | 0.107    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-38 • **A54SX72A Timing Characteristics**  
(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.6  |          | 1.8  |          | 2.1  |            | 2.4  |          | 3.8  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.6  |          | 1.9  |          | 2.1  |            | 2.5  |          | 3.8  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 1.4  |          | 1.6  |          | 1.8  |            | 2.1  |          | 3.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 3.0       |      | 3.4      |      | 4.0      |      | 4.6        |      | 6.4      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 333  |          | 294  |          | 250  |            | 217  |          | 156  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.3  |          | 2.6  |          | 3.0  |            | 3.5  |          | 4.9  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.8  |          | 3.2  |          | 3.6  |            | 4.3  |          | 6.0  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.5  |          | 2.9  |          | 3.2  |            | 3.8  |          | 5.3  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 3.0  |          | 3.4  |          | 3.9  |            | 4.6  |          | 6.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.6  |          | 3.0  |          | 3.4  |            | 3.9  |          | 5.5  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 3.2  |          | 3.6  |          | 4.1  |            | 4.8  |          | 6.8  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.5       |      | 1.7      |      | 2.0      |      | 2.3        |      | 3.2      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.9  |          | 2.2  |          | 2.5  |            | 3.0  |          | 4.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 1.9  |          | 2.2  |          | 2.5  |            | 3.0  |          | 4.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 1.9  |          | 2.2  |          | 2.5  |            | 3.0  |          | 4.1  | ns    |
| Quadrant Array Clock Networks              |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>QCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 1.2  |          | 1.4  |          | 1.6  |            | 1.8  |          | 2.6  | ns    |
| t <sub>QCHKL</sub>                         | Input High to Low (Light Load) (Pad to R-cell Input) |           | 1.3  |          | 1.4  |          | 1.6  |            | 1.9  |          | 2.7  | ns    |
| t <sub>QCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 1.4  |          | 1.6  |          | 1.8  |            | 2.1  |          | 3.0  | ns    |
| t <sub>QCHKL</sub>                         | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 1.4  |          | 1.7  |          | 1.9  |            | 2.2  |          | 3.1  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 71           | I/O               | I/O               | I/O               | I/O               |
| 72           | I/O               | I/O               | I/O               | I/O               |
| 73           | NC                | I/O               | I/O               | I/O               |
| 74           | I/O               | I/O               | I/O               | QCLKA             |
| 75           | NC                | I/O               | I/O               | I/O               |
| 76           | PRB, I/O          | PRB, I/O          | PRB, I/O          | PRB, I/O          |
| 77           | GND               | GND               | GND               | GND               |
| 78           | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 79           | GND               | GND               | GND               | GND               |
| 80           | NC                | NC                | NC                | NC                |
| 81           | I/O               | I/O               | I/O               | I/O               |
| 82           | HCLK              | HCLK              | HCLK              | HCLK              |
| 83           | I/O               | I/O               | I/O               | V <sub>CCI</sub>  |
| 84           | I/O               | I/O               | I/O               | QCLKB             |
| 85           | NC                | I/O               | I/O               | I/O               |
| 86           | I/O               | I/O               | I/O               | I/O               |
| 87           | I/O               | I/O               | I/O               | I/O               |
| 88           | NC                | I/O               | I/O               | I/O               |
| 89           | I/O               | I/O               | I/O               | I/O               |
| 90           | I/O               | I/O               | I/O               | I/O               |
| 91           | NC                | I/O               | I/O               | I/O               |
| 92           | I/O               | I/O               | I/O               | I/O               |
| 93           | I/O               | I/O               | I/O               | I/O               |
| 94           | NC                | I/O               | I/O               | I/O               |
| 95           | I/O               | I/O               | I/O               | I/O               |
| 96           | I/O               | I/O               | I/O               | I/O               |
| 97           | NC                | I/O               | I/O               | I/O               |
| 98           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 99           | I/O               | I/O               | I/O               | I/O               |
| 100          | I/O               | I/O               | I/O               | I/O               |
| 101          | I/O               | I/O               | I/O               | I/O               |
| 102          | I/O               | I/O               | I/O               | I/O               |
| 103          | TDO, I/O          | TDO, I/O          | TDO, I/O          | TDO, I/O          |
| 104          | I/O               | I/O               | I/O               | I/O               |
| 105          | GND               | GND               | GND               | GND               |

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 106          | NC                | I/O               | I/O               | I/O               |
| 107          | I/O               | I/O               | I/O               | I/O               |
| 108          | NC                | I/O               | I/O               | I/O               |
| 109          | I/O               | I/O               | I/O               | I/O               |
| 110          | I/O               | I/O               | I/O               | I/O               |
| 111          | I/O               | I/O               | I/O               | I/O               |
| 112          | I/O               | I/O               | I/O               | I/O               |
| 113          | I/O               | I/O               | I/O               | I/O               |
| 114          | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 115          | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 116          | NC                | I/O               | I/O               | GND               |
| 117          | I/O               | I/O               | I/O               | V <sub>CCA</sub>  |
| 118          | I/O               | I/O               | I/O               | I/O               |
| 119          | NC                | I/O               | I/O               | I/O               |
| 120          | I/O               | I/O               | I/O               | I/O               |
| 121          | I/O               | I/O               | I/O               | I/O               |
| 122          | NC                | I/O               | I/O               | I/O               |
| 123          | I/O               | I/O               | I/O               | I/O               |
| 124          | I/O               | I/O               | I/O               | I/O               |
| 125          | NC                | I/O               | I/O               | I/O               |
| 126          | I/O               | I/O               | I/O               | I/O               |
| 127          | I/O               | I/O               | I/O               | I/O               |
| 128          | I/O               | I/O               | I/O               | I/O               |
| 129          | GND               | GND               | GND               | GND               |
| 130          | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 131          | GND               | GND               | GND               | GND               |
| 132          | NC                | NC                | NC                | I/O               |
| 133          | I/O               | I/O               | I/O               | I/O               |
| 134          | I/O               | I/O               | I/O               | I/O               |
| 135          | NC                | I/O               | I/O               | I/O               |
| 136          | I/O               | I/O               | I/O               | I/O               |
| 137          | I/O               | I/O               | I/O               | I/O               |
| 138          | NC                | I/O               | I/O               | I/O               |
| 139          | I/O               | I/O               | I/O               | I/O               |
| 140          | I/O               | I/O               | I/O               | I/O               |

| <b>100-TQFP</b>   |                              |                              |                              |
|-------------------|------------------------------|------------------------------|------------------------------|
| <b>Pin Number</b> | <b>A54SX08A<br/>Function</b> | <b>A54SX16A<br/>Function</b> | <b>A54SX32A<br/>Function</b> |
| 1                 | GND                          | GND                          | GND                          |
| 2                 | TDI, I/O                     | TDI, I/O                     | TDI, I/O                     |
| 3                 | I/O                          | I/O                          | I/O                          |
| 4                 | I/O                          | I/O                          | I/O                          |
| 5                 | I/O                          | I/O                          | I/O                          |
| 6                 | I/O                          | I/O                          | I/O                          |
| 7                 | TMS                          | TMS                          | TMS                          |
| 8                 | V <sub>CCI</sub>             | V <sub>CCI</sub>             | V <sub>CCI</sub>             |
| 9                 | GND                          | GND                          | GND                          |
| 10                | I/O                          | I/O                          | I/O                          |
| 11                | I/O                          | I/O                          | I/O                          |
| 12                | I/O                          | I/O                          | I/O                          |
| 13                | I/O                          | I/O                          | I/O                          |
| 14                | I/O                          | I/O                          | I/O                          |
| 15                | I/O                          | I/O                          | I/O                          |
| 16                | TRST, I/O                    | TRST, I/O                    | TRST, I/O                    |
| 17                | I/O                          | I/O                          | I/O                          |
| 18                | I/O                          | I/O                          | I/O                          |
| 19                | I/O                          | I/O                          | I/O                          |
| 20                | V <sub>CCI</sub>             | V <sub>CCI</sub>             | V <sub>CCI</sub>             |
| 21                | I/O                          | I/O                          | I/O                          |
| 22                | I/O                          | I/O                          | I/O                          |
| 23                | I/O                          | I/O                          | I/O                          |
| 24                | I/O                          | I/O                          | I/O                          |
| 25                | I/O                          | I/O                          | I/O                          |
| 26                | I/O                          | I/O                          | I/O                          |
| 27                | I/O                          | I/O                          | I/O                          |
| 28                | I/O                          | I/O                          | I/O                          |
| 29                | I/O                          | I/O                          | I/O                          |
| 30                | I/O                          | I/O                          | I/O                          |
| 31                | I/O                          | I/O                          | I/O                          |
| 32                | I/O                          | I/O                          | I/O                          |
| 33                | I/O                          | I/O                          | I/O                          |
| 34                | PRB, I/O                     | PRB, I/O                     | PRB, I/O                     |
| 35                | V <sub>CCA</sub>             | V <sub>CCA</sub>             | V <sub>CCA</sub>             |

| <b>100-TQFP</b>   |                              |                              |                              |
|-------------------|------------------------------|------------------------------|------------------------------|
| <b>Pin Number</b> | <b>A54SX08A<br/>Function</b> | <b>A54SX16A<br/>Function</b> | <b>A54SX32A<br/>Function</b> |
| 36                | GND                          | GND                          | GND                          |
| 37                | NC                           | NC                           | NC                           |
| 38                | I/O                          | I/O                          | I/O                          |
| 39                | HCLK                         | HCLK                         | HCLK                         |
| 40                | I/O                          | I/O                          | I/O                          |
| 41                | I/O                          | I/O                          | I/O                          |
| 42                | I/O                          | I/O                          | I/O                          |
| 43                | I/O                          | I/O                          | I/O                          |
| 44                | V <sub>CCI</sub>             | V <sub>CCI</sub>             | V <sub>CCI</sub>             |
| 45                | I/O                          | I/O                          | I/O                          |
| 46                | I/O                          | I/O                          | I/O                          |
| 47                | I/O                          | I/O                          | I/O                          |
| 48                | I/O                          | I/O                          | I/O                          |
| 49                | TDO, I/O                     | TDO, I/O                     | TDO, I/O                     |
| 50                | I/O                          | I/O                          | I/O                          |
| 51                | GND                          | GND                          | GND                          |
| 52                | I/O                          | I/O                          | I/O                          |
| 53                | I/O                          | I/O                          | I/O                          |
| 54                | I/O                          | I/O                          | I/O                          |
| 55                | I/O                          | I/O                          | I/O                          |
| 56                | I/O                          | I/O                          | I/O                          |
| 57                | V <sub>CCA</sub>             | V <sub>CCA</sub>             | V <sub>CCA</sub>             |
| 58                | V <sub>CCI</sub>             | V <sub>CCI</sub>             | V <sub>CCI</sub>             |
| 59                | I/O                          | I/O                          | I/O                          |
| 60                | I/O                          | I/O                          | I/O                          |
| 61                | I/O                          | I/O                          | I/O                          |
| 62                | I/O                          | I/O                          | I/O                          |
| 63                | I/O                          | I/O                          | I/O                          |
| 64                | I/O                          | I/O                          | I/O                          |
| 65                | I/O                          | I/O                          | I/O                          |
| 66                | I/O                          | I/O                          | I/O                          |
| 67                | V <sub>CCA</sub>             | V <sub>CCA</sub>             | V <sub>CCA</sub>             |
| 68                | GND                          | GND                          | GND                          |
| 69                | GND                          | GND                          | GND                          |
| 70                | I/O                          | I/O                          | I/O                          |

| 176-Pin TQFP |                   | 176-Pin TQFP |                   | 176-Pin TQFP |                   | 176-Pin TQFP |                   |
|--------------|-------------------|--------------|-------------------|--------------|-------------------|--------------|-------------------|
| Pin Number   | A54SX32A Function | Pin Number   | A54SX32A Function | Pin Number   | A54SX32A Function | Pin Number   | A54SX32A Function |
| 1            | GND               | 37           | I/O               | 73           | I/O               | 109          | V <sub>CCA</sub>  |
| 2            | TDI, I/O          | 38           | I/O               | 74           | I/O               | 110          | GND               |
| 3            | I/O               | 39           | I/O               | 75           | I/O               | 111          | I/O               |
| 4            | I/O               | 40           | I/O               | 76           | I/O               | 112          | I/O               |
| 5            | I/O               | 41           | I/O               | 77           | I/O               | 113          | I/O               |
| 6            | I/O               | 42           | I/O               | 78           | I/O               | 114          | I/O               |
| 7            | I/O               | 43           | I/O               | 79           | I/O               | 115          | I/O               |
| 8            | I/O               | 44           | GND               | 80           | I/O               | 116          | I/O               |
| 9            | I/O               | 45           | I/O               | 81           | I/O               | 117          | I/O               |
| 10           | TMS               | 46           | I/O               | 82           | V <sub>CCI</sub>  | 118          | I/O               |
| 11           | V <sub>CCI</sub>  | 47           | I/O               | 83           | I/O               | 119          | I/O               |
| 12           | I/O               | 48           | I/O               | 84           | I/O               | 120          | I/O               |
| 13           | I/O               | 49           | I/O               | 85           | I/O               | 121          | I/O               |
| 14           | I/O               | 50           | I/O               | 86           | I/O               | 122          | V <sub>CCA</sub>  |
| 15           | I/O               | 51           | I/O               | 87           | TDO, I/O          | 123          | GND               |
| 16           | I/O               | 52           | V <sub>CCI</sub>  | 88           | I/O               | 124          | V <sub>CCI</sub>  |
| 17           | I/O               | 53           | I/O               | 89           | GND               | 125          | I/O               |
| 18           | I/O               | 54           | I/O               | 90           | I/O               | 126          | I/O               |
| 19           | I/O               | 55           | I/O               | 91           | I/O               | 127          | I/O               |
| 20           | I/O               | 56           | I/O               | 92           | I/O               | 128          | I/O               |
| 21           | GND               | 57           | I/O               | 93           | I/O               | 129          | I/O               |
| 22           | V <sub>CCA</sub>  | 58           | I/O               | 94           | I/O               | 130          | I/O               |
| 23           | GND               | 59           | I/O               | 95           | I/O               | 131          | I/O               |
| 24           | I/O               | 60           | I/O               | 96           | I/O               | 132          | I/O               |
| 25           | TRST, I/O         | 61           | I/O               | 97           | I/O               | 133          | GND               |
| 26           | I/O               | 62           | I/O               | 98           | V <sub>CCA</sub>  | 134          | I/O               |
| 27           | I/O               | 63           | I/O               | 99           | V <sub>CCI</sub>  | 135          | I/O               |
| 28           | I/O               | 64           | PRB, I/O          | 100          | I/O               | 136          | I/O               |
| 29           | I/O               | 65           | GND               | 101          | I/O               | 137          | I/O               |
| 30           | I/O               | 66           | V <sub>CCA</sub>  | 102          | I/O               | 138          | I/O               |
| 31           | I/O               | 67           | NC                | 103          | I/O               | 139          | I/O               |
| 32           | V <sub>CCI</sub>  | 68           | I/O               | 104          | I/O               | 140          | V <sub>CCI</sub>  |
| 33           | V <sub>CCA</sub>  | 69           | HCLK              | 105          | I/O               | 141          | I/O               |
| 34           | I/O               | 70           | I/O               | 106          | I/O               | 142          | I/O               |
| 35           | I/O               | 71           | I/O               | 107          | I/O               | 143          | I/O               |
| 36           | I/O               | 72           | I/O               | 108          | GND               | 144          | I/O               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A545X32A Function |
| V22          | I/O               |
| V23          | I/O               |
| W1           | I/O               |
| W2           | I/O               |
| W3           | I/O               |
| W4           | I/O               |
| W20          | I/O               |
| W21          | I/O               |
| W22          | I/O               |
| W23          | NC                |
| Y1           | NC                |
| Y2           | I/O               |
| Y3           | I/O               |
| Y4           | GND               |
| Y5           | I/O               |
| Y6           | I/O               |
| Y7           | I/O               |
| Y8           | I/O               |
| Y9           | I/O               |
| Y10          | I/O               |
| Y11          | I/O               |
| Y12          | V <sub>CCA</sub>  |
| Y13          | NC                |
| Y14          | I/O               |
| Y15          | I/O               |
| Y16          | I/O               |
| Y17          | I/O               |
| Y18          | I/O               |
| Y19          | I/O               |
| Y20          | GND               |
| Y21          | I/O               |
| Y22          | I/O               |
| Y23          | I/O               |

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function |
| A1           | GND                  | GND                  | GND                  |
| A2           | TCK, I/O             | TCK, I/O             | TCK, I/O             |
| A3           | I/O                  | I/O                  | I/O                  |
| A4           | I/O                  | I/O                  | I/O                  |
| A5           | I/O                  | I/O                  | I/O                  |
| A6           | I/O                  | I/O                  | I/O                  |
| A7           | I/O                  | I/O                  | I/O                  |
| A8           | I/O                  | I/O                  | I/O                  |
| A9           | CLKB                 | CLKB                 | CLKB                 |
| A10          | I/O                  | I/O                  | I/O                  |
| A11          | I/O                  | I/O                  | I/O                  |
| A12          | NC                   | I/O                  | I/O                  |
| A13          | I/O                  | I/O                  | I/O                  |
| A14          | I/O                  | I/O                  | I/O                  |
| A15          | GND                  | GND                  | GND                  |
| A16          | GND                  | GND                  | GND                  |
| B1           | I/O                  | I/O                  | I/O                  |
| B2           | GND                  | GND                  | GND                  |
| B3           | I/O                  | I/O                  | I/O                  |
| B4           | I/O                  | I/O                  | I/O                  |
| B5           | I/O                  | I/O                  | I/O                  |
| B6           | NC                   | I/O                  | I/O                  |
| B7           | I/O                  | I/O                  | I/O                  |
| B8           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| B9           | I/O                  | I/O                  | I/O                  |
| B10          | I/O                  | I/O                  | I/O                  |
| B11          | NC                   | I/O                  | I/O                  |
| B12          | I/O                  | I/O                  | I/O                  |
| B13          | I/O                  | I/O                  | I/O                  |
| B14          | I/O                  | I/O                  | I/O                  |
| B15          | GND                  | GND                  | GND                  |
| B16          | I/O                  | I/O                  | I/O                  |
| C1           | I/O                  | I/O                  | I/O                  |
| C2           | TDI, I/O             | TDI, I/O             | TDI, I/O             |
| C3           | GND                  | GND                  | GND                  |
| C4           | I/O                  | I/O                  | I/O                  |
| C5           | NC                   | I/O                  | I/O                  |

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A54SX16A<br>Function | A54SX32A<br>Function | A54SX72A<br>Function |
| C6           | I/O                  | I/O                  | I/O                  |
| C7           | I/O                  | I/O                  | I/O                  |
| C8           | I/O                  | I/O                  | I/O                  |
| C9           | CLKA                 | CLKA                 | CLKA                 |
| C10          | I/O                  | I/O                  | I/O                  |
| C11          | I/O                  | I/O                  | I/O                  |
| C12          | I/O                  | I/O                  | I/O                  |
| C13          | I/O                  | I/O                  | I/O                  |
| C14          | I/O                  | I/O                  | I/O                  |
| C15          | I/O                  | I/O                  | I/O                  |
| C16          | I/O                  | I/O                  | I/O                  |
| D1           | I/O                  | I/O                  | I/O                  |
| D2           | I/O                  | I/O                  | I/O                  |
| D3           | I/O                  | I/O                  | I/O                  |
| D4           | I/O                  | I/O                  | I/O                  |
| D5           | I/O                  | I/O                  | I/O                  |
| D6           | I/O                  | I/O                  | I/O                  |
| D7           | I/O                  | I/O                  | I/O                  |
| D8           | PRA, I/O             | PRA, I/O             | PRA, I/O             |
| D9           | I/O                  | I/O                  | QCLKD                |
| D10          | I/O                  | I/O                  | I/O                  |
| D11          | NC                   | I/O                  | I/O                  |
| D12          | I/O                  | I/O                  | I/O                  |
| D13          | I/O                  | I/O                  | I/O                  |
| D14          | I/O                  | I/O                  | I/O                  |
| D15          | I/O                  | I/O                  | I/O                  |
| D16          | I/O                  | I/O                  | I/O                  |
| E1           | I/O                  | I/O                  | I/O                  |
| E2           | I/O                  | I/O                  | I/O                  |
| E3           | I/O                  | I/O                  | I/O                  |
| E4           | I/O                  | I/O                  | I/O                  |
| E5           | I/O                  | I/O                  | I/O                  |
| E6           | I/O                  | I/O                  | I/O                  |
| E7           | I/O                  | I/O                  | QCLKC                |
| E8           | I/O                  | I/O                  | I/O                  |
| E9           | I/O                  | I/O                  | I/O                  |
| E10          | I/O                  | I/O                  | I/O                  |

## 484-Pin FBGA




Figure 3-8 • 484-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| K10          | GND               | GND               |
| K11          | GND               | GND               |
| K12          | GND               | GND               |
| K13          | GND               | GND               |
| K14          | GND               | GND               |
| K15          | GND               | GND               |
| K16          | GND               | GND               |
| K17          | GND               | GND               |
| K22          | I/O               | I/O               |
| K23          | I/O               | I/O               |
| K24          | NC *              | NC                |
| K25          | NC *              | I/O               |
| K26          | NC *              | I/O               |
| L1           | NC *              | I/O               |
| L2           | NC *              | I/O               |
| L3           | I/O               | I/O               |
| L4           | I/O               | I/O               |
| L5           | I/O               | I/O               |
| L10          | GND               | GND               |
| L11          | GND               | GND               |
| L12          | GND               | GND               |
| L13          | GND               | GND               |
| L14          | GND               | GND               |
| L15          | GND               | GND               |
| L16          | GND               | GND               |
| L17          | GND               | GND               |
| L22          | I/O               | I/O               |
| L23          | I/O               | I/O               |
| L24          | I/O               | I/O               |
| L25          | I/O               | I/O               |
| L26          | I/O               | I/O               |
| M1           | NC *              | NC                |
| M2           | I/O               | I/O               |
| M3           | I/O               | I/O               |
| M4           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| M5           | I/O               | I/O               |
| M10          | GND               | GND               |
| M11          | GND               | GND               |
| M12          | GND               | GND               |
| M13          | GND               | GND               |
| M14          | GND               | GND               |
| M15          | GND               | GND               |
| M16          | GND               | GND               |
| M17          | GND               | GND               |
| M22          | I/O               | I/O               |
| M23          | I/O               | I/O               |
| M24          | I/O               | I/O               |
| M25          | NC *              | I/O               |
| M26          | NC *              | I/O               |
| N1           | I/O               | I/O               |
| N2           | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| N3           | I/O               | I/O               |
| N4           | I/O               | I/O               |
| N5           | I/O               | I/O               |
| N10          | GND               | GND               |
| N11          | GND               | GND               |
| N12          | GND               | GND               |
| N13          | GND               | GND               |
| N14          | GND               | GND               |
| N15          | GND               | GND               |
| N16          | GND               | GND               |
| N17          | GND               | GND               |
| N22          | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| N23          | I/O               | I/O               |
| N24          | I/O               | I/O               |
| N25          | I/O               | I/O               |
| N26          | NC *              | NC                |
| P1           | NC *              | I/O               |
| P2           | NC *              | I/O               |
| P3           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| P4           | I/O               | I/O               |
| P5           | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| P10          | GND               | GND               |
| P11          | GND               | GND               |
| P12          | GND               | GND               |
| P13          | GND               | GND               |
| P14          | GND               | GND               |
| P15          | GND               | GND               |
| P16          | GND               | GND               |
| P17          | GND               | GND               |
| P22          | I/O               | I/O               |
| P23          | I/O               | I/O               |
| P24          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| P25          | I/O               | I/O               |
| P26          | I/O               | I/O               |
| R1           | NC *              | I/O               |
| R2           | NC *              | I/O               |
| R3           | I/O               | I/O               |
| R4           | I/O               | I/O               |
| R5           | TRST, I/O         | TRST, I/O         |
| R10          | GND               | GND               |
| R11          | GND               | GND               |
| R12          | GND               | GND               |
| R13          | GND               | GND               |
| R14          | GND               | GND               |
| R15          | GND               | GND               |
| R16          | GND               | GND               |
| R17          | GND               | GND               |
| R22          | I/O               | I/O               |
| R23          | I/O               | I/O               |
| R24          | I/O               | I/O               |
| R25          | NC *              | I/O               |
| R26          | NC *              | I/O               |
| T1           | NC *              | I/O               |
| T2           | NC *              | I/O               |

**Note:** \*These pins must be left floating on the A54SX32A device.

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| T3           | I/O               | I/O               |
| T4           | I/O               | I/O               |
| T5           | I/O               | I/O               |
| T10          | GND               | GND               |
| T11          | GND               | GND               |
| T12          | GND               | GND               |
| T13          | GND               | GND               |
| T14          | GND               | GND               |
| T15          | GND               | GND               |
| T16          | GND               | GND               |
| T17          | GND               | GND               |
| T22          | I/O               | I/O               |
| T23          | I/O               | I/O               |
| T24          | I/O               | I/O               |
| T25          | NC *              | I/O               |
| T26          | NC *              | I/O               |
| U1           | I/O               | I/O               |
| U2           | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| U3           | I/O               | I/O               |
| U4           | I/O               | I/O               |
| U5           | I/O               | I/O               |
| U10          | GND               | GND               |
| U11          | GND               | GND               |
| U12          | GND               | GND               |
| U13          | GND               | GND               |
| U14          | GND               | GND               |
| U15          | GND               | GND               |
| U16          | GND               | GND               |
| U17          | GND               | GND               |
| U22          | I/O               | I/O               |
| U23          | I/O               | I/O               |
| U24          | I/O               | I/O               |
| U25          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| U26          | I/O               | I/O               |
| V1           | NC *              | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| V2           | NC *              | I/O               |
| V3           | I/O               | I/O               |
| V4           | I/O               | I/O               |
| V5           | I/O               | I/O               |
| V22          | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| V23          | I/O               | I/O               |
| V24          | I/O               | I/O               |
| V25          | NC *              | I/O               |
| V26          | NC *              | I/O               |
| W1           | I/O               | I/O               |
| W2           | I/O               | I/O               |
| W3           | I/O               | I/O               |
| W4           | I/O               | I/O               |
| W5           | I/O               | I/O               |
| W22          | I/O               | I/O               |
| W23          | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| W24          | I/O               | I/O               |
| W25          | NC *              | I/O               |
| W26          | NC *              | I/O               |
| Y1           | NC *              | I/O               |
| Y2           | NC *              | I/O               |
| Y3           | I/O               | I/O               |
| Y4           | I/O               | I/O               |
| Y5           | NC *              | I/O               |
| Y22          | I/O               | I/O               |
| Y23          | I/O               | I/O               |
| Y24          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| Y25          | I/O               | I/O               |
| Y26          | I/O               | I/O               |

**Note:** \*These pins must be left floating on the A54SX32A device.

