



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 81 |
| Number of Gates | 48000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tq100m |




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22\text{ }\mu\text{/ }0.25\text{ }\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of $25\text{ }\Omega$ with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pin-to-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCA} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCA} is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input.

Each I/O module has an available power-up resistor of approximately $50\text{ k}\Omega$ that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os*. Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

| Symbol | Parameter | Commercial | | Industrial | | Units | |
|-----------------|---|------------------------------|---------------|---------------|------|-------|---------------|
| | | Min. | Max. | Min. | Max. | | |
| V_{OH} | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -1 \text{ mA}$) | 0.9 V_{CCI} | 0.9 V_{CCI} | | V | |
| | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -8 \text{ mA}$) | 2.4 | 2.4 | | V | |
| V_{OL} | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 1 \text{ mA}$) | 0.4 | 0.4 | | V | |
| | $V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 12 \text{ mA}$) | 0.4 | 0.4 | | V | |
| V_{IL} | Input Low Voltage | | 0.8 | 0.8 | | V | |
| V_{IH} | Input High Voltage | | 2.0 | 5.75 | 2.0 | 5.75 | V |
| I_{IL}/I_{IH} | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$ | | -10 | 10 | -10 | 10 | μA |
| I_{OZ} | Tristate Output Leakage Current | | -10 | 10 | -10 | 10 | μA |
| t_R, t_F | Input Transition Time t_R, t_F | | 10 | 10 | | ns | |
| C_{IO} | I/O Capacitance | | 10 | 10 | | pF | |
| I_{CC} | Standby Current | | 10 | 20 | | mA | |
| IV Curve* | Can be derived from the IBIS model on the web. | | | | | | |

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

| Symbol | Parameter | Commercial | | Industrial | | Units | |
|-----------------|---|---------------------------------|------|------------|------|-------|---------------|
| | | Min. | Max. | Min. | Max. | | |
| V_{OH} | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -100 \mu\text{A}$) | 2.1 | 2.1 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -1 \text{ mA}$) | 2.0 | 2.0 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OH} = -2 \text{ mA}$) | 1.7 | 1.7 | | V | |
| V_{OL} | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 100 \mu\text{A}$) | 0.2 | 0.2 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 1 \text{ mA}$) | 0.4 | 0.4 | | V | |
| | $V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$ | ($I_{OL} = 2 \text{ mA}$) | 0.7 | 0.7 | | V | |
| V_{IL} | Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$ | | -0.3 | 0.7 | -0.3 | 0.7 | V |
| V_{IH} | Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$ | | 1.7 | 5.75 | 1.7 | 5.75 | V |
| I_{IL}/I_{IH} | Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$ | | -10 | 10 | -10 | 10 | μA |
| I_{OZ} | Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$ | | -10 | 10 | -10 | 10 | μA |
| t_R, t_F | Input Transition Time t_R, t_F | | 10 | 10 | | ns | |
| C_{IO} | I/O Capacitance | | 10 | 10 | | pF | |
| I_{CC} | Standby Current | | 10 | 20 | | mA | |
| IV Curve* | Can be derived from the IBIS model on the web. | | | | | | |

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|-----------|---|--|------|------|---------|
| V_{CCA} | Supply Voltage for Array | | 2.25 | 2.75 | V |
| V_{CCI} | Supply Voltage for I/Os | | 4.75 | 5.25 | V |
| V_{IH} | Input High Voltage | | 2.0 | 5.75 | V |
| V_{IL} | Input Low Voltage | | -0.5 | 0.8 | V |
| I_{IH} | Input High Leakage Current ¹ | $V_{IN} = 2.7$ | - | 70 | μA |
| I_{IL} | Input Low Leakage Current ¹ | $V_{IN} = 0.5$ | - | -70 | μA |
| V_{OH} | Output High Voltage | $I_{OUT} = -2 \text{ mA}$ | 2.4 | - | V |
| V_{OL} | Output Low Voltage ² | $I_{OUT} = 3 \text{ mA}, 6 \text{ mA}$ | - | 0.55 | V |
| C_{IN} | Input Pin Capacitance ³ | | - | 10 | pF |
| C_{CLK} | CLK Pin Capacitance | | 5 | 12 | pF |

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.




Figure 2-2 • 3.3 V PCI V/I Curve for SX-A Family

$$I_{OH} = (98.0V_{CCI}) * (V_{OUT} - V_{CCI}) * (V_{OUT} + 0.4V_{CCI})$$

for $0.7V_{CCI} < V_{OUT} < V_{CCI}$

EQ 2-3

$$I_{OL} = (256V_{CCI}) * V_{OUT} * (V_{CCI} - V_{OUT})$$

for $0V < V_{OUT} < 0.18V_{CCI}$

EQ 2-4

Power Dissipation

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

Estimating Power Dissipation

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

EQ 2-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{\text{DC}} = I_{\text{Standby}} * V_{\text{CCA}}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the *eX, SX-A and RT54SX-S Power Calculator*.

AC Power Dissipation

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{\text{AC}} = P_{\text{C-cells}} + P_{\text{R-cells}} + P_{\text{CLKA}} + P_{\text{CLKB}} + P_{\text{HCLK}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 2-7

or:

$$\begin{aligned} P_{\text{AC}} = & V_{\text{CCA}}^2 * [(m * C_{\text{EQCM}} * f_m)_{\text{C-cells}} + (m * C_{\text{EQSM}} * f_m)_{\text{R-cells}} + (n * C_{\text{EQI}} * f_n)_{\text{Input Buffer}} + (p * (C_{\text{EQO}} + C_L) * f_p)_{\text{Output Buffer}} \\ & + (0.5 * (q_1 * C_{\text{EQCR}} * f_{q1}) + (r_1 * f_{q1}))_{\text{CLKA}} + (0.5 * (q_2 * C_{\text{EQCR}} * f_{q2}) + (r_2 * f_{q2}))_{\text{CLKB}} + (0.5 * (s_1 * C_{\text{EQHV}} * f_{s1}) + \\ & (C_{\text{EQHF}} * f_{s1}))_{\text{HCLK}}] \end{aligned}$$

EQ 2-8

Table 2-17 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | -F Speed | Units |
|---|---|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.2 | | 1.3 | | 1.5 | | 2.3 ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.0 | | 1.2 | | 1.4 2.0 ns | |
| t_{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{HCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.5 0.8 ns | |
| t_{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | | 5.8 ns |
| f_{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 172 MHz | |
| Routed Array Clock Networks | | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.5 | | 1.7 | | 2.0 2.7 ns | |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 1.5 | | 1.7 | | 2.0 | | 2.7 ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 1.1 | | 1.3 | | 1.5 | | 2.1 ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{RCKSW} | Maximum Skew (Light Load) | | 0.8 | | 0.9 | | 1.1 1.5 ns | |
| t_{RCKSW} | Maximum Skew (50% Load) | 0.8 | | 1.0 | | 1.1 | | 1.5 ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |

Table 2-18 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | | Units |
|--|----------------------------------|-----------------|-------------|-----------------|-------------|-------------------|-------------|-----------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| 2.5 V LVCMOS Output Module Timing^{1,2} | | | | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 3.9 | 4.4 | 5.2 | 7.2 | ns | | | | |
| t_{DHL} | Data-to-Pad High to Low | 3.0 | 3.4 | 3.9 | 5.5 | ns | | | | |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 13.3 | 15.1 | 17.7 | 24.8 | ns | | | | |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.8 | 3.2 | 3.7 | 5.2 | ns | | | | |
| t_{ENZLS} | Data-to-Pad, Z to L—low slew | 13.7 | 15.5 | 18.2 | 25.5 | ns | | | | |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.9 | 4.4 | 5.2 | 7.2 | ns | | | | |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.3 | 4.7 | ns | | | | |
| t_{ENHZ} | Enable-to-Pad, H to Z | 3.0 | 3.4 | 3.9 | 5.5 | ns | | | | |
| d_{TLH}^3 | Delta Low to High | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF | | | | |
| d_{THL}^3 | Delta High to Low | 0.017 | 0.023 | 0.023 | 0.037 | ns/pF | | | | |
| d_{THLS}^3 | Delta High to Low—low slew | 0.06 | 0.071 | 0.086 | 0.117 | ns/pF | | | | |

Note:

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-25 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|--|----------------------------------|-----------------------------|------------------|------------------|-------------------|------------------|--------------|
| | | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | |
| 2.5 V LVC MOS Output Module Timing^{2, 3} | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 3.4 | 3.9 | 4.5 | 5.2 | 7.3 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.6 | 3.0 | 3.3 | 3.9 | 5.5 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 11.6 | 13.4 | 15.2 | 17.9 | 25.0 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| t_{ENZLS} | Data-to-Pad, Z to L—low slew | 11.8 | 13.7 | 15.5 | 18.2 | 25.5 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.4 | 3.9 | 4.5 | 5.2 | 7.3 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.1 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.6 | 3.0 | 3.3 | 3.9 | 5.5 | ns |
| d_{TLH}^4 | Delta Low to High | 0.031 | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF |
| d_{THL}^4 | Delta High to Low | 0.017 | 0.017 | 0.023 | 0.023 | 0.037 | ns/pF |
| d_{THLS}^4 | Delta High to Low—low slew | 0.057 | 0.06 | 0.071 | 0.086 | 0.117 | ns/pF |

Note:

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-29 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 4.0 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 4.0 | ns |
| t_{HPWH} | Minimum Pulse Width High | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{HCKSW} | Maximum Skew | 0.6 | 0.6 | 0.7 | 0.8 | 1.3 | ns |
| t_{HP} | Minimum Period | 2.8 | 3.2 | 3.6 | 4.2 | 5.8 | ns |
| f_{HMAX} | Maximum Frequency | 357 | 313 | 278 | 238 | 172 | MHz |
| Routed Array Clock Networks | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 2.2 | 2.5 | 2.9 | 3.4 | 4.7 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 2.1 | 2.4 | 2.7 | 3.2 | 4.4 | ns |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 2.4 | 2.7 | 3.1 | 3.6 | 5.1 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 2.2 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 2.5 | 2.9 | 3.2 | 3.8 | 5.3 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 2.4 | 2.7 | 3.1 | 3.6 | 5.0 | ns |
| t_{RPWH} | Minimum Pulse Width High | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | ns |
| t_{RCKSW} | Maximum Skew (50% Load) | 0.9 | 1.0 | 1.2 | 1.4 | 1.9 | ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 0.9 | 1.0 | 1.2 | 1.4 | 1.9 | ns |

Note: *All -3 speed grades have been discontinued.

Table 2-31 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|---|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.7 | 1.9 | 2.2 | 2.6 | 4.0 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 4.0 | ns |
| t_{HPWH} | Minimum Pulse Width High | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{HCKSW} | Maximum Skew | 0.6 | 0.6 | 0.7 | 0.8 | 1.3 | ns |
| t_{HP} | Minimum Period | 2.8 | 3.2 | 3.6 | 4.2 | 5.8 | ns |
| f_{HMAX} | Maximum Frequency | 357 | 313 | 278 | 238 | 172 | MHz |
| Routed Array Clock Networks | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 2.2 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 2.1 | 2.5 | 2.8 | 3.3 | 4.5 | ns |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 2.4 | 2.7 | 3.1 | 3.6 | 5.1 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 2.2 | 2.6 | 2.9 | 3.4 | 4.7 | ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 2.4 | 2.8 | 3.1 | 3.7 | 5.2 | ns |
| t_{RPWH} | Minimum Pulse Width High | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | ns |
| t_{RCKSW} | Maximum Skew (50% Load) | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | ns |

Note: *All -3 speed grades have been discontinued.

| 208-Pin PQFP | | | | |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 1 | GND | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O | I/O |
| 4 | NC | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O | I/O |
| 6 | NC | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O | I/O |
| 10 | I/O | I/O | I/O | I/O |
| 11 | TMS | TMS | TMS | TMS |
| 12 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 13 | I/O | I/O | I/O | I/O |
| 14 | NC | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O | I/O |
| 17 | NC | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O | GND |
| 19 | I/O | I/O | I/O | V _{CCA} |
| 20 | NC | I/O | I/O | I/O |
| 21 | I/O | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O | I/O |
| 23 | NC | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O | I/O |
| 25 | NC | NC | NC | I/O |
| 26 | GND | GND | GND | GND |
| 27 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} |
| 28 | GND | GND | GND | GND |
| 29 | I/O | I/O | I/O | I/O |
| 30 | TRST, I/O | TRST, I/O | TRST, I/O | TRST, I/O |
| 31 | NC | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O | I/O |
| 35 | NC | I/O | I/O | I/O |

| 208-Pin PQFP | | | | |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 36 | I/O | I/O | I/O | I/O |
| 37 | I/O | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O | I/O |
| 39 | NC | I/O | I/O | I/O |
| 40 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 41 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} |
| 42 | I/O | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O | I/O |
| 44 | I/O | I/O | I/O | I/O |
| 45 | I/O | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O | I/O |
| 48 | NC | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O | I/O |
| 50 | NC | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O | I/O |
| 52 | GND | GND | GND | GND |
| 53 | I/O | I/O | I/O | I/O |
| 54 | I/O | I/O | I/O | I/O |
| 55 | I/O | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O | I/O |
| 57 | I/O | I/O | I/O | I/O |
| 58 | I/O | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O | I/O |
| 60 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 61 | NC | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O | I/O |
| 64 | NC | I/O | I/O | I/O |
| 65 | I/O | I/O | NC | I/O |
| 66 | I/O | I/O | I/O | I/O |
| 67 | NC | I/O | I/O | I/O |
| 68 | I/O | I/O | I/O | I/O |
| 69 | I/O | I/O | I/O | I/O |
| 70 | NC | I/O | I/O | I/O |

| 208-Pin PQFP | | | | |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 141 | NC | I/O | I/O | I/O |
| 142 | I/O | I/O | I/O | I/O |
| 143 | NC | I/O | I/O | I/O |
| 144 | I/O | I/O | I/O | I/O |
| 145 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} |
| 146 | GND | GND | GND | GND |
| 147 | I/O | I/O | I/O | I/O |
| 148 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 149 | I/O | I/O | I/O | I/O |
| 150 | I/O | I/O | I/O | I/O |
| 151 | I/O | I/O | I/O | I/O |
| 152 | I/O | I/O | I/O | I/O |
| 153 | I/O | I/O | I/O | I/O |
| 154 | I/O | I/O | I/O | I/O |
| 155 | NC | I/O | I/O | I/O |
| 156 | NC | I/O | I/O | I/O |
| 157 | GND | GND | GND | GND |
| 158 | I/O | I/O | I/O | I/O |
| 159 | I/O | I/O | I/O | I/O |
| 160 | I/O | I/O | I/O | I/O |
| 161 | I/O | I/O | I/O | I/O |
| 162 | I/O | I/O | I/O | I/O |
| 163 | I/O | I/O | I/O | I/O |
| 164 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 165 | I/O | I/O | I/O | I/O |
| 166 | I/O | I/O | I/O | I/O |
| 167 | NC | I/O | I/O | I/O |
| 168 | I/O | I/O | I/O | I/O |
| 169 | I/O | I/O | I/O | I/O |
| 170 | NC | I/O | I/O | I/O |
| 171 | I/O | I/O | I/O | I/O |
| 172 | I/O | I/O | I/O | I/O |
| 173 | NC | I/O | I/O | I/O |
| 174 | I/O | I/O | I/O | I/O |
| 175 | I/O | I/O | I/O | I/O |

| 208-Pin PQFP | | | | |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 176 | NC | I/O | I/O | I/O |
| 177 | I/O | I/O | I/O | I/O |
| 178 | I/O | I/O | I/O | QCLKD |
| 179 | I/O | I/O | I/O | I/O |
| 180 | CLKA | CLKA | CLKA | CLKA |
| 181 | CLKB | CLKB | CLKB | CLKB |
| 182 | NC | NC | NC | NC |
| 183 | GND | GND | GND | GND |
| 184 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} |
| 185 | GND | GND | GND | GND |
| 186 | PRA, I/O | PRA, I/O | PRA, I/O | PRA, I/O |
| 187 | I/O | I/O | I/O | V _{CCI} |
| 188 | I/O | I/O | I/O | I/O |
| 189 | NC | I/O | I/O | I/O |
| 190 | I/O | I/O | I/O | QCLKC |
| 191 | I/O | I/O | I/O | I/O |
| 192 | NC | I/O | I/O | I/O |
| 193 | I/O | I/O | I/O | I/O |
| 194 | I/O | I/O | I/O | I/O |
| 195 | NC | I/O | I/O | I/O |
| 196 | I/O | I/O | I/O | I/O |
| 197 | I/O | I/O | I/O | I/O |
| 198 | NC | I/O | I/O | I/O |
| 199 | I/O | I/O | I/O | I/O |
| 200 | I/O | I/O | I/O | I/O |
| 201 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 202 | NC | I/O | I/O | I/O |
| 203 | NC | I/O | I/O | I/O |
| 204 | I/O | I/O | I/O | I/O |
| 205 | NC | I/O | I/O | I/O |
| 206 | I/O | I/O | I/O | I/O |
| 207 | I/O | I/O | I/O | I/O |
| 208 | TCK, I/O | TCK, I/O | TCK, I/O | TCK, I/O |

| 176-Pin TQFP | |
|---------------------|--------------------------|
| Pin Number | A54SX32A Function |
| 1 | GND |
| 2 | TDI, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | TMS |
| 11 | V _{CC1} |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | GND |
| 22 | V _{CCA} |
| 23 | GND |
| 24 | I/O |
| 25 | TRST, I/O |
| 26 | I/O |
| 27 | I/O |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | V _{CC1} |
| 33 | V _{CCA} |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |

| 176-Pin TQFP | |
|---------------------|--------------------------|
| Pin Number | A54SX32A Function |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | GND |
| 45 | I/O |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | V _{CC1} |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |
| 60 | I/O |
| 61 | I/O |
| 62 | I/O |
| 63 | I/O |
| 64 | PRB, I/O |
| 65 | GND |
| 66 | V _{CCA} |
| 67 | NC |
| 68 | I/O |
| 69 | HCLK |
| 70 | I/O |
| 71 | I/O |
| 72 | I/O |

| 176-Pin TQFP | |
|---------------------|--------------------------|
| Pin Number | A54SX32A Function |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | I/O |
| 81 | I/O |
| 82 | V _{CC1} |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | TDO, I/O |
| 88 | I/O |
| 89 | GND |
| 90 | I/O |
| 91 | I/O |
| 92 | I/O |
| 93 | I/O |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | V _{CCA} |
| 99 | V _{CC1} |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | GND |

| 176-Pin TQFP | |
|---------------------|--------------------------|
| Pin Number | A54SX32A Function |
| 109 | V _{CCA} |
| 110 | GND |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | V _{CCA} |
| 123 | GND |
| 124 | V _{CC1} |
| 125 | I/O |
| 126 | I/O |
| 127 | I/O |
| 128 | I/O |
| 129 | I/O |
| 130 | I/O |
| 131 | I/O |
| 132 | I/O |
| 133 | GND |
| 134 | I/O |
| 135 | I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | V _{CC1} |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |

256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| P15 | I/O | I/O | I/O |
| P16 | I/O | I/O | I/O |
| R1 | I/O | I/O | I/O |
| R2 | GND | GND | GND |
| R3 | I/O | I/O | I/O |
| R4 | NC | I/O | I/O |
| R5 | I/O | I/O | I/O |
| R6 | I/O | I/O | I/O |
| R7 | I/O | I/O | I/O |
| R8 | I/O | I/O | I/O |
| R9 | HCLK | HCLK | HCLK |
| R10 | I/O | I/O | QCLKB |
| R11 | I/O | I/O | I/O |
| R12 | I/O | I/O | I/O |
| R13 | I/O | I/O | I/O |
| R14 | I/O | I/O | I/O |
| R15 | GND | GND | GND |
| R16 | GND | GND | GND |
| T1 | GND | GND | GND |
| T2 | I/O | I/O | I/O |
| T3 | I/O | I/O | I/O |
| T4 | NC | I/O | I/O |
| T5 | I/O | I/O | I/O |
| T6 | I/O | I/O | I/O |
| T7 | I/O | I/O | I/O |
| T8 | I/O | I/O | I/O |
| T9 | V _{CCA} | V _{CCA} | V _{CCA} |
| T10 | I/O | I/O | I/O |
| T11 | I/O | I/O | I/O |
| T12 | NC | I/O | I/O |
| T13 | I/O | I/O | I/O |
| T14 | I/O | I/O | I/O |
| T15 | TDO, I/O | TDO, I/O | TDO, I/O |
| T16 | GND | GND | GND |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| A1 | NC* | NC |
| A2 | NC* | NC |
| A3 | NC* | I/O |
| A4 | NC* | I/O |
| A5 | NC* | I/O |
| A6 | I/O | I/O |
| A7 | I/O | I/O |
| A8 | I/O | I/O |
| A9 | I/O | I/O |
| A10 | I/O | I/O |
| A11 | NC* | I/O |
| A12 | NC* | I/O |
| A13 | I/O | I/O |
| A14 | NC* | NC |
| A15 | NC* | I/O |
| A16 | NC* | I/O |
| A17 | I/O | I/O |
| A18 | I/O | I/O |
| A19 | I/O | I/O |
| A20 | I/O | I/O |
| A21 | NC* | I/O |
| A22 | NC* | I/O |
| A23 | NC* | I/O |
| A24 | NC* | I/O |
| A25 | NC* | NC |
| A26 | NC* | NC |
| AA1 | NC* | I/O |
| AA2 | NC* | I/O |
| AA3 | V _{CCA} | V _{CCA} |
| AA4 | I/O | I/O |
| AA5 | I/O | I/O |
| AA22 | I/O | I/O |
| AA23 | I/O | I/O |
| AA24 | I/O | I/O |
| AA25 | NC* | I/O |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| AA26 | NC* | I/O |
| AB1 | NC* | NC |
| AB2 | V _{CCI} | V _{CCI} |
| AB3 | I/O | I/O |
| AB4 | I/O | I/O |
| AB5 | NC* | I/O |
| AB6 | I/O | I/O |
| AB7 | I/O | I/O |
| AB8 | I/O | I/O |
| AB9 | I/O | I/O |
| AB10 | I/O | I/O |
| AB11 | I/O | I/O |
| AB12 | PRB, I/O | PRB, I/O |
| AB13 | V _{CCA} | V _{CCA} |
| AB14 | I/O | I/O |
| AB15 | I/O | I/O |
| AB16 | I/O | I/O |
| AB17 | I/O | I/O |
| AB18 | I/O | I/O |
| AB19 | I/O | I/O |
| AB20 | TDO, I/O | TDO, I/O |
| AB21 | GND | GND |
| AB22 | NC* | I/O |
| AB23 | I/O | I/O |
| AB24 | I/O | I/O |
| AB25 | NC* | I/O |
| AB26 | NC* | I/O |
| AC1 | I/O | I/O |
| AC2 | I/O | I/O |
| AC3 | I/O | I/O |
| AC4 | NC* | I/O |
| AC5 | V _{CCI} | V _{CCI} |
| AC6 | I/O | I/O |
| AC7 | V _{CCI} | V _{CCI} |
| AC8 | I/O | I/O |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| AC9 | I/O | I/O |
| AC10 | I/O | I/O |
| AC11 | I/O | I/O |
| AC12 | I/O | QCLKA |
| AC13 | I/O | I/O |
| AC14 | I/O | I/O |
| AC15 | I/O | I/O |
| AC16 | I/O | I/O |
| AC17 | I/O | I/O |
| AC18 | I/O | I/O |
| AC19 | I/O | I/O |
| AC20 | V _{CCI} | V _{CCI} |
| AC21 | I/O | I/O |
| AC22 | I/O | I/O |
| AC23 | NC* | I/O |
| AC24 | I/O | I/O |
| AC25 | NC* | I/O |
| AC26 | NC* | I/O |
| AD1 | I/O | I/O |
| AD2 | I/O | I/O |
| AD3 | GND | GND |
| AD4 | I/O | I/O |
| AD5 | I/O | I/O |
| AD6 | I/O | I/O |
| AD7 | I/O | I/O |
| AD8 | I/O | I/O |
| AD9 | V _{CCI} | V _{CCI} |
| AD10 | I/O | I/O |
| AD11 | I/O | I/O |
| AD12 | I/O | I/O |
| AD13 | V _{CCI} | V _{CCI} |
| AD14 | I/O | I/O |
| AD15 | I/O | I/O |
| AD16 | I/O | I/O |
| AD17 | V _{CCI} | V _{CCI} |

Note: *These pins must be left floating on the A54SX32A device.

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version | Changes in Current Version (v5.3) | Page |
|-------------------------|--|--|
| v5.2 (June 2006) | –3 speed grades have been discontinued. The "SX-A Timing Model" was updated with –2 data. | N/A 2-14 |
| v5.1 February 2005 | RoHS information was added to the "Ordering Information". The "Programming" section was updated. | ii 1-13 |
| v5.0 | Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. The "Thermal Characteristics" section was updated. The "176-Pin TQFP" was updated to add pins 81 to 90. The "484-Pin FBGA" was updated to add pins R4 to Y26 | i 2-11 3-11 3-26 |
| v4.0 | The "Temperature Grade Offering" is new. The "Speed Grade and Temperature Grade Matrix" is new. "SX-A Family Architecture" was updated. "Clock Resources" was updated. "User Security" was updated. "Power-Up/Down and Hot Swapping" was updated. "Dedicated Mode" is new Table 1-5 is new. "JTAG Instructions" is new "Design Considerations" was updated. The "Programming" section is new. "Design Environment" was updated. "Pin Description" was updated. Table 2-1 was updated. Table 2-2 was updated. Table 2-3 is new. Table 2-4 is new. Table 2-5 was updated. Table 2-6 was updated. "Power Dissipation" is new. Table 2-11 was updated. | 1-iii 1-iii 1-1 1-5 1-7 1-7 1-9 1-9 1-10 1-12 1-13 1-13 1-15 2-1 2-1 2-1 2-1 2-2 2-2 2-8 2-9 |

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court
Mountain View, CA
94043-4655 USA
Phone 650.318.4200
Fax 650.318.4600

Actel Europe Ltd.

River Court, Meadows Business Park
Station Approach, Blackwater
Camberley, Surrey GU17 9AB
United Kingdom
Phone +44 (0) 1276 609 300
Fax +44 (0) 1276 607 540

Actel Japan

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Phone +81.03.3445.7671
Fax +81.03.3445.7668
www.jp.actel.com

Actel Hong Kong

Suite 2114, Two Pacific Place
88 Queensway, Admiralty
Hong Kong
Phone +852 2185 6460
Fax +852 2185 6488
www.actel.com.cn