



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 81 |
| Number of Gates | 48000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tqg100 |

Logic Module Design

The SX-A family architecture is described as a “sea-of-modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V_{CC} should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 • Boundary-Scan Pin Configurations and Functions

| Mode | Designer "Reserve JTAG" Selection | TAP Controller State |
|---------------------|-----------------------------------|-----------------------------|
| Dedicated (JTAG) | Checked | Any |
| Flexible (User I/O) | Unchecked | Test-Logic-Reset |
| Flexible (JTAG) | Unchecked | Any EXCEPT Test-Logic-Reset |

Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

| Pin | Function |
|-------------------------|--------------------------------------------------------------------------------------|
| Reserve JTAG | Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS) |
| Reserve JTAG Test Reset | Regular I/O or JTAG reset with an internal pull-up |
| Reserve Probe | Keeps pins from being used or regular I/O |

TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7 • JTAG Instruction Code

| Instructions (IR4:IR0) | Binary Code |
|------------------------|-------------|
| EXTEST | 00000 |
| SAMPLE/PRELOAD | 00001 |
| INTEST | 00010 |
| USERCODE | 00011 |
| IDCODE | 00100 |
| HighZ | 01110 |
| CLAMP | 01111 |
| Diagnostic | 10000 |
| BYPASS | 11111 |
| Reserved | All others |

Table 1-8 • JTAG Instruction Code

| Device | Process | Revision | Bits 31-28 | Bits 27-12 |
|----------|-------------|----------|------------|------------|
| A54SX08A | 0.22 μ | 0 | 8, 9 | 40B4, 42B4 |
| | | 1 | A, B | 40B4, 42B4 |
| A54SX16A | 0.22 μ | 0 | 9 | 40B8, 42B8 |
| | | 1 | B | 40B8, 42B8 |
| | 0.25 μ | 1 | B | 22B8 |
| A54SX32A | 0.2 2 μ | 0 | 9 | 40BD, 42BD |
| | | 1 | B | 40BD, 42BD |
| | 0.25 μ | 1 | B | 22BD |
| A54SX72A | 0.22 μ | 0 | 9 | 40B2, 42B2 |
| | | 1 | B | 40B2, 42B2 |
| | 0.25 μ | 1 | B | 22B2 |

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$\theta_{JA} = 17.1^\circ\text{C/W}$ is taken from Table 2-12 on page 2-11

$T_A = 125^\circ\text{C}$ is the maximum limit of ambient (from the datasheet)

$$\text{Max. Allowed Power} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{17.1^\circ\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$T_J = 110^\circ\text{C}$

$T_A = 70^\circ\text{C}$

From the datasheet:

$\theta_{JA} = 18.0^\circ\text{C/W}$

$\theta_{JC} = 3.2^\circ\text{C/W}$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{18.0^\circ\text{C/W}} = 2.22 \text{ W}$$


EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{3.00 \text{ W}} = 13.33^\circ\text{C/W}$$

EQ 2-13

SX-A Timing Model



Note: *Values shown for A54SX72A, -2, worst-case commercial conditions at 5 V PCI with standard place-and-route.

Figure 2-3 • SX-A Timing Model

Sample Path Calculations

Hardwired Clock

$$\begin{aligned}\text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{HCKH} \\ &= 0.6 + 0.3 + 0.8 - 1.8 = -0.1 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.8 + 0.8 + 0.3 + 3.9 = 6.8 \text{ ns}\end{aligned}$$

Routed Clock

$$\begin{aligned}\text{External Setup} &= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RCKH} \\ &= 0.6 + 0.3 + 0.8 - 3.0 = -1.3 \text{ ns} \\ \text{Clock-to-Out (Pad-to-Pad)} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 3.0 + 0.8 + 0.3 + 3.9 = 8.0 \text{ ns}\end{aligned}$$

Table 2-14 • A54SX08A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|----------------------------------------------------------|----------------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | |
| t_{INYH} | Input Data Pad to Y High 5 V PCI | 0.5 | 0.6 | 0.7 | 0.9 | ns |
| t_{INYL} | Input Data Pad to Y Low 5 V PCI | 0.8 | 0.9 | 1.1 | 1.5 | ns |
| t_{INYH} | Input Data Pad to Y High 5 V TTL | 0.5 | 0.6 | 0.7 | 0.9 | ns |
| t_{INYL} | Input Data Pad to Y Low 5 V TTL | 0.8 | 0.9 | 1.1 | 1.5 | ns |
| Input Module Predicted Routing Delays² | | | | | | |
| t_{IRD1} | FO = 1 Routing Delay | 0.3 | 0.3 | 0.4 | 0.6 | ns |
| t_{IRD2} | FO = 2 Routing Delay | 0.5 | 0.5 | 0.6 | 0.8 | ns |
| t_{IRD3} | FO = 3 Routing Delay | 0.6 | 0.7 | 0.8 | 1.1 | ns |
| t_{IRD4} | FO = 4 Routing Delay | 0.8 | 0.9 | 1 | 1.4 | ns |
| t_{IRD8} | FO = 8 Routing Delay | 1.4 | 1.5 | 1.8 | 2.5 | ns |
| t_{IRD12} | FO = 12 Routing Delay | 2 | 2.2 | 2.6 | 3.6 | ns |

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-18 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | | Units |
|--------------------------------------------------------|----------------------------------|-----------------|-------------|-----------------|-------------|-------------------|-------------|-----------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| 2.5 V LVCMOS Output Module Timing^{1,2} | | | | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 3.9 | 4.4 | 5.2 | 7.2 | ns | | | | |
| t_{DHL} | Data-to-Pad High to Low | 3.0 | 3.4 | 3.9 | 5.5 | ns | | | | |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 13.3 | 15.1 | 17.7 | 24.8 | ns | | | | |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.8 | 3.2 | 3.7 | 5.2 | ns | | | | |
| t_{ENZLS} | Data-to-Pad, Z to L—low slew | 13.7 | 15.5 | 18.2 | 25.5 | ns | | | | |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.9 | 4.4 | 5.2 | 7.2 | ns | | | | |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.3 | 4.7 | ns | | | | |
| t_{ENHZ} | Enable-to-Pad, H to Z | 3.0 | 3.4 | 3.9 | 5.5 | ns | | | | |
| d_{TLH}^3 | Delta Low to High | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF | | | | |
| d_{THL}^3 | Delta High to Low | 0.017 | 0.023 | 0.023 | 0.037 | ns/pF | | | | |
| d_{THLS}^3 | Delta High to Low—low slew | 0.06 | 0.071 | 0.086 | 0.117 | ns/pF | | | | |

Note:

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-28 • A54SX32A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|----------------------------------------------------------|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| t_{INYH} | Input Data Pad to Y High 5 V PCI | 0.7 | 0.8 | 0.9 | 1.0 | 1.4 | ns |
| t_{INYL} | Input Data Pad to Y Low 5 V PCI | 0.9 | 1.1 | 1.2 | 1.4 | 1.9 | ns |
| t_{INYH} | Input Data Pad to Y High 5 V TTL | 0.9 | 1.1 | 1.2 | 1.4 | 1.9 | ns |
| t_{INYL} | Input Data Pad to Y Low 5 V TTL | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| Input Module Predicted Routing Delays³ | | | | | | | |
| t_{IRD1} | FO = 1 Routing Delay | 0.3 | 0.3 | 0.3 | 0.4 | 0.6 | ns |
| t_{IRD2} | FO = 2 Routing Delay | 0.4 | 0.5 | 0.5 | 0.6 | 0.8 | ns |
| t_{IRD3} | FO = 3 Routing Delay | 0.5 | 0.6 | 0.7 | 0.8 | 1.1 | ns |
| t_{IRD4} | FO = 4 Routing Delay | 0.7 | 0.8 | 0.9 | 1 | 1.4 | ns |
| t_{IRD8} | FO = 8 Routing Delay | 1.2 | 1.4 | 1.5 | 1.8 | 2.5 | ns |
| t_{IRD12} | FO = 12 Routing Delay | 1.7 | 2 | 2.2 | 2.6 | 3.6 | ns |

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-30 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---------------------------------------------------|---------------------------------------------------------|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 4.0 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 4.0 | ns |
| t_{HPWH} | Minimum Pulse Width High | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{HCKSW} | Maximum Skew | 0.6 | 0.6 | 0.7 | 0.8 | 1.3 | ns |
| t_{HP} | Minimum Period | 2.8 | 3.2 | 3.6 | 4.2 | 5.8 | ns |
| f_{HMAX} | Maximum Frequency | 357 | 313 | 278 | 238 | 172 | MHz |
| Routed Array Clock Networks | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 2.2 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 2.3 | 2.7 | 3.1 | 3.6 | 5 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 2.2 | 2.5 | 2.9 | 3.4 | 4.7 | ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 2.4 | 2.8 | 3.1 | 3.7 | 5.1 | ns |
| t_{RPWH} | Minimum Pulse Width High | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | ns |
| t_{RCKSW} | Maximum Skew (50% Load) | 0.9 | 1.0 | 1.2 | 1.4 | 1.9 | ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 0.9 | 1.0 | 1.2 | 1.4 | 1.9 | ns |

Note: *All -3 speed grades have been discontinued.

Table 2-32 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---------------------------------------------------------|----------------------------------|-----------------------------|------------------|------------------|-------------------|------------------|--------------|
| | | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | |
| 2.5 V LVC MOS Output Module Timing^{2,3} | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 3.3 | 3.8 | 4.2 | 5.0 | 7.0 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.5 | 2.9 | 3.2 | 3.8 | 5.3 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 11.1 | 12.8 | 14.5 | 17.0 | 23.8 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| t_{ENZLS} | Data-to-Pad, Z to L—low slew | 11.8 | 13.7 | 15.5 | 18.2 | 25.5 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.3 | 3.8 | 4.2 | 5.0 | 7.0 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.1 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.5 | 2.9 | 3.2 | 3.8 | 5.3 | ns |
| d_{TLH}^4 | Delta Low to High | 0.031 | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF |
| d_{THL}^4 | Delta High to Low | 0.017 | 0.017 | 0.023 | 0.023 | 0.037 | ns/pF |
| d_{THLS}^4 | Delta High to Low—low slew | 0.057 | 0.06 | 0.071 | 0.086 | 0.117 | ns/pF |

Note:

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-34 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|-------------------------------------------------|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| 5 V PCI Output Module Timing² | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.1 | 2.4 | 2.8 | 3.2 | 4.5 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.8 | 3.2 | 3.6 | 4.2 | 5.9 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.1 | 2.4 | 2.8 | 3.2 | 4.5 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.8 | 3.2 | 3.6 | 4.2 | 5.9 | ns |
| d_{TLH}^3 | Delta Low to High | 0.016 | 0.016 | 0.02 | 0.022 | 0.032 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.026 | 0.03 | 0.032 | 0.04 | 0.052 | ns/pF |
| 5 V TTL Output Module Timing⁴ | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 1.9 | 2.2 | 2.5 | 2.9 | 4.1 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.5 | 2.9 | 3.3 | 3.9 | 5.4 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 6.6 | 7.6 | 8.6 | 10.1 | 14.2 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| t_{ENZLS} | Enable-to-Pad, Z to L—low slew | 7.4 | 8.4 | 9.5 | 11.0 | 15.4 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 1.9 | 2.2 | 2.5 | 2.9 | 4.1 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 3.6 | 4.2 | 4.7 | 5.6 | 7.8 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.5 | 2.9 | 3.3 | 3.9 | 5.4 | ns |
| d_{TLH}^3 | Delta Low to High | 0.014 | 0.017 | 0.017 | 0.023 | 0.031 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.023 | 0.029 | 0.031 | 0.037 | 0.051 | ns/pF |
| d_{THLS}^3 | Delta High to Low—low slew | 0.043 | 0.046 | 0.057 | 0.066 | 0.089 | ns/pF |

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-36 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---------------------------------------------------|---------------------------------------------------------|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.6 | 1.9 | 2.1 | 2.5 | 3.8 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | 1.6 | 1.9 | 2.1 | 2.5 | 3.8 | ns |
| t_{HPWH} | Minimum Pulse Width High | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{HCKSW} | Maximum Skew | 1.4 | 1.6 | 1.8 | 2.1 | 3.3 | ns |
| t_{HP} | Minimum Period | 3.0 | 3.4 | 4.0 | 4.6 | 6.4 | ns |
| f_{HMAX} | Maximum Frequency | 333 | 294 | 250 | 217 | 156 | MHz |
| Routed Array Clock Networks | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 2.3 | 2.6 | 2.9 | 3.4 | 4.8 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 2.8 | 3.2 | 3.7 | 4.3 | 6.0 | ns |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 2.9 | 3.3 | 3.8 | 4.5 | 6.2 | ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 3.1 | 3.6 | 4.0 | 4.7 | 6.6 | ns |
| t_{RPWH} | Minimum Pulse Width High | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | 1.9 | 2.2 | 2.5 | 3.0 | 4.1 | ns |
| t_{RCKSW} | Maximum Skew (50% Load) | 1.8 | 2.1 | 2.4 | 2.8 | 3.9 | ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 1.8 | 2.1 | 2.4 | 2.8 | 3.9 | ns |
| Quadrant Array Clock Networks | | | | | | | |
| t_{QCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| t_{QCHKL} | Input High to Low (Light Load) (Pad to R-cell Input) | 2.6 | 3.0 | 3.3 | 3.9 | 5.5 | ns |
| t_{QCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 2.8 | 3.2 | 3.6 | 4.3 | 6.0 | ns |
| t_{QCHKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 2.8 | 3.2 | 3.6 | 4.2 | 5.9 | ns |

Note: *All -3 speed grades have been discontinued.

Table 2-36 • A54SX72A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|------------------|--------------------------------------------------------|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| t_{QCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 3.0 | 3.4 | 3.9 | 4.6 | 6.4 | ns |
| t_{QCHKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 2.9 | 3.4 | 3.8 | 4.5 | 6.3 | ns |
| t_{QPWH} | Minimum Pulse Width High | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{QPWL} | Minimum Pulse Width Low | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{QCKSW} | Maximum Skew (Light Load) | 0.2 | 0.3 | 0.3 | 0.3 | 0.5 | ns |
| t_{QCKSW} | Maximum Skew (50% Load) | 0.4 | 0.5 | 0.5 | 0.6 | 0.9 | ns |
| t_{QCKSW} | Maximum Skew (100% Load) | 0.4 | 0.5 | 0.5 | 0.6 | 0.9 | ns |

Note: *All -3 speed grades have been discontinued.

Package Pin Assignments

208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

| 100-TQFP | | | |
|------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| 71 | I/O | I/O | I/O |
| 72 | I/O | I/O | I/O |
| 73 | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O |
| 77 | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O |
| 79 | I/O | I/O | I/O |
| 80 | I/O | I/O | I/O |
| 81 | I/O | I/O | I/O |
| 82 | V _{CCI} | V _{CCI} | V _{CCI} |
| 83 | I/O | I/O | I/O |
| 84 | I/O | I/O | I/O |
| 85 | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O |
| 87 | CLKA | CLKA | CLKA |
| 88 | CLKB | CLKB | CLKB |
| 89 | NC | NC | NC |
| 90 | V _{CCA} | V _{CCA} | V _{CCA} |
| 91 | GND | GND | GND |
| 92 | PRA, I/O | PRA, I/O | PRA, I/O |
| 93 | I/O | I/O | I/O |
| 94 | I/O | I/O | I/O |
| 95 | I/O | I/O | I/O |
| 96 | I/O | I/O | I/O |
| 97 | I/O | I/O | I/O |
| 98 | I/O | I/O | I/O |
| 99 | I/O | I/O | I/O |
| 100 | TCK, I/O | TCK, I/O | TCK, I/O |

| 329-Pin PBGA | |
|--------------|-------------------|
| Pin Number | A54SX32A Function |
| A1 | GND |
| A2 | GND |
| A3 | V _{CCI} |
| A4 | NC |
| A5 | I/O |
| A6 | I/O |
| A7 | V _{CCI} |
| A8 | NC |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| A13 | CLKB |
| A14 | I/O |
| A15 | I/O |
| A16 | I/O |
| A17 | I/O |
| A18 | I/O |
| A19 | I/O |
| A20 | I/O |
| A21 | NC |
| A22 | V _{CCI} |
| A23 | GND |
| AA1 | V _{CCI} |
| AA2 | I/O |
| AA3 | GND |
| AA4 | I/O |
| AA5 | I/O |
| AA6 | I/O |
| AA7 | I/O |
| AA8 | I/O |
| AA9 | I/O |
| AA10 | I/O |
| AA11 | I/O |
| AA12 | I/O |
| AA13 | I/O |
| AA14 | I/O |

| 329-Pin PBGA | |
|--------------|-------------------|
| Pin Number | A54SX32A Function |
| AA15 | I/O |
| AA16 | I/O |
| AA17 | I/O |
| AA18 | I/O |
| AA19 | I/O |
| AA20 | TDO, I/O |
| AA21 | V _{CCI} |
| AA22 | I/O |
| AA23 | V _{CCI} |
| AB1 | I/O |
| AB2 | GND |
| AB3 | I/O |
| AB4 | I/O |
| AB5 | I/O |
| AB6 | I/O |
| AB7 | I/O |
| AB8 | I/O |
| AB9 | I/O |
| AB10 | I/O |
| AB11 | PRB, I/O |
| AB12 | I/O |
| AB13 | HCLK |
| AB14 | I/O |
| AB15 | I/O |
| AB16 | I/O |
| AB17 | I/O |
| AB18 | I/O |
| AB19 | I/O |
| AB20 | I/O |
| AB21 | I/O |
| AB22 | GND |
| AB23 | I/O |
| AC1 | GND |
| AC2 | V _{CCI} |
| AC3 | NC |
| AC4 | I/O |
| AC5 | I/O |

| 329-Pin PBGA | |
|--------------|-------------------|
| Pin Number | A54SX32A Function |
| AC6 | I/O |
| AC7 | I/O |
| AC8 | I/O |
| AC9 | V _{CCI} |
| AC10 | I/O |
| AC11 | I/O |
| AC12 | I/O |
| AC13 | I/O |
| AC14 | I/O |
| AC15 | NC |
| AC16 | I/O |
| AC17 | I/O |
| AC18 | I/O |
| AC19 | I/O |
| AC20 | I/O |
| AC21 | NC |
| AC22 | V _{CCI} |
| AC23 | GND |
| B1 | V _{CCI} |
| B2 | GND |
| B3 | I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | I/O |
| B8 | I/O |
| B9 | I/O |
| B10 | I/O |
| B11 | I/O |
| B12 | PRA, I/O |
| B13 | CLKA |
| B14 | I/O |
| B15 | I/O |
| B16 | I/O |
| B17 | I/O |
| B18 | I/O |
| B19 | I/O |

| 329-Pin PBGA | |
|--------------|-------------------|
| Pin Number | A54SX32A Function |
| B20 | I/O |
| B21 | I/O |
| B22 | GND |
| B23 | V _{CCI} |
| C1 | NC |
| C2 | TDI, I/O |
| C3 | GND |
| C4 | I/O |
| C5 | I/O |
| C6 | I/O |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |
| C13 | I/O |
| C14 | I/O |
| C15 | I/O |
| C16 | I/O |
| C17 | I/O |
| C18 | I/O |
| C19 | I/O |
| C20 | I/O |
| C21 | V _{CCI} |
| C22 | GND |
| C23 | NC |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D4 | TCK, I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | I/O |

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

| 144-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| G1 | I/O | I/O | I/O |
| G2 | GND | GND | GND |
| G3 | I/O | I/O | I/O |
| G4 | I/O | I/O | I/O |
| G5 | GND | GND | GND |
| G6 | GND | GND | GND |
| G7 | GND | GND | GND |
| G8 | V _{CCI} | V _{CCI} | V _{CCI} |
| G9 | I/O | I/O | I/O |
| G10 | I/O | I/O | I/O |
| G11 | I/O | I/O | I/O |
| G12 | I/O | I/O | I/O |
| H1 | TRST, I/O | TRST, I/O | TRST, I/O |
| H2 | I/O | I/O | I/O |
| H3 | I/O | I/O | I/O |
| H4 | I/O | I/O | I/O |
| H5 | V _{CCA} | V _{CCA} | V _{CCA} |
| H6 | V _{CCA} | V _{CCA} | V _{CCA} |
| H7 | V _{CCI} | V _{CCI} | V _{CCI} |
| H8 | V _{CCI} | V _{CCI} | V _{CCI} |
| H9 | V _{CCA} | V _{CCA} | V _{CCA} |
| H10 | I/O | I/O | I/O |
| H11 | I/O | I/O | I/O |
| H12 | NC | NC | NC |
| J1 | I/O | I/O | I/O |
| J2 | I/O | I/O | I/O |
| J3 | I/O | I/O | I/O |
| J4 | I/O | I/O | I/O |
| J5 | I/O | I/O | I/O |
| J6 | PRB, I/O | PRB, I/O | PRB, I/O |
| J7 | I/O | I/O | I/O |
| J8 | I/O | I/O | I/O |
| J9 | I/O | I/O | I/O |
| J10 | I/O | I/O | I/O |
| J11 | I/O | I/O | I/O |
| J12 | V _{CCA} | V _{CCA} | V _{CCA} |

| 144-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| K1 | I/O | I/O | I/O |
| K2 | I/O | I/O | I/O |
| K3 | I/O | I/O | I/O |
| K4 | I/O | I/O | I/O |
| K5 | I/O | I/O | I/O |
| K6 | I/O | I/O | I/O |
| K7 | GND | GND | GND |
| K8 | I/O | I/O | I/O |
| K9 | I/O | I/O | I/O |
| K10 | GND | GND | GND |
| K11 | I/O | I/O | I/O |
| K12 | I/O | I/O | I/O |
| L1 | GND | GND | GND |
| L2 | I/O | I/O | I/O |
| L3 | I/O | I/O | I/O |
| L4 | I/O | I/O | I/O |
| L5 | I/O | I/O | I/O |
| L6 | I/O | I/O | I/O |
| L7 | HCLK | HCLK | HCLK |
| L8 | I/O | I/O | I/O |
| L9 | I/O | I/O | I/O |
| L10 | I/O | I/O | I/O |
| L11 | I/O | I/O | I/O |
| L12 | I/O | I/O | I/O |
| M1 | I/O | I/O | I/O |
| M2 | I/O | I/O | I/O |
| M3 | I/O | I/O | I/O |
| M4 | I/O | I/O | I/O |
| M5 | I/O | I/O | I/O |
| M6 | I/O | I/O | I/O |
| M7 | V _{CCA} | V _{CCA} | V _{CCA} |
| M8 | I/O | I/O | I/O |
| M9 | I/O | I/O | I/O |
| M10 | I/O | I/O | I/O |
| M11 | TDO, I/O | TDO, I/O | TDO, I/O |
| M12 | I/O | I/O | I/O |

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| P15 | I/O | I/O | I/O |
| P16 | I/O | I/O | I/O |
| R1 | I/O | I/O | I/O |
| R2 | GND | GND | GND |
| R3 | I/O | I/O | I/O |
| R4 | NC | I/O | I/O |
| R5 | I/O | I/O | I/O |
| R6 | I/O | I/O | I/O |
| R7 | I/O | I/O | I/O |
| R8 | I/O | I/O | I/O |
| R9 | HCLK | HCLK | HCLK |
| R10 | I/O | I/O | QCLKB |
| R11 | I/O | I/O | I/O |
| R12 | I/O | I/O | I/O |
| R13 | I/O | I/O | I/O |
| R14 | I/O | I/O | I/O |
| R15 | GND | GND | GND |
| R16 | GND | GND | GND |
| T1 | GND | GND | GND |
| T2 | I/O | I/O | I/O |
| T3 | I/O | I/O | I/O |
| T4 | NC | I/O | I/O |
| T5 | I/O | I/O | I/O |
| T6 | I/O | I/O | I/O |
| T7 | I/O | I/O | I/O |
| T8 | I/O | I/O | I/O |
| T9 | V _{CCA} | V _{CCA} | V _{CCA} |
| T10 | I/O | I/O | I/O |
| T11 | I/O | I/O | I/O |
| T12 | NC | I/O | I/O |
| T13 | I/O | I/O | I/O |
| T14 | I/O | I/O | I/O |
| T15 | TDO, I/O | TDO, I/O | TDO, I/O |
| T16 | GND | GND | GND |