



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | 2880                                                                                                                                                                |
| Number of Logic Elements/Cells | -                                                                                                                                                                   |
| Total RAM Bits                 | -                                                                                                                                                                   |
| Number of I/O                  | 81                                                                                                                                                                  |
| Number of Gates                | 48000                                                                                                                                                               |
| Voltage - Supply               | 2.25V ~ 5.25V                                                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 125°C (TA)                                                                                                                                                  |
| Package / Case                 | 100-LQFP                                                                                                                                                            |
| Supplier Device Package        | 100-TQFP (14x14)                                                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tqg100a">https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tqg100a</a> |

## Ordering Information



### Notes:

- For more information about the CQFP package options, refer to the HiRel SX-A datasheet.
- All -3 speed grades have been discontinued.

## Device Resources

| Device   | User I/Os (Including Clock Buffers) |              |              |              |              |              |              |              |
|----------|-------------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
|          | 208-Pin PQFP                        | 100-Pin TQFP | 144-Pin TQFP | 176-Pin TQFP | 329-Pin PBGA | 144-Pin FBGA | 256-Pin FBGA | 484-Pin FBGA |
| A54SX08A | 130                                 | 81           | 113          | –            | –            | 111          | –            | –            |
| A54SX16A | 175                                 | 81           | 113          | –            | –            | 111          | 180          | –            |
| A54SX32A | 174                                 | 81           | 113          | 147          | 249          | 111          | 203          | 249          |
| A54SX72A | 171                                 | –            | –            | –            | –            | –            | 203          | 360          |

**Notes:** Package Definitions: PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array

---

# Table of Contents

---

## General Description

|                                    |      |
|------------------------------------|------|
| Introduction .....                 | 1-1  |
| SX-A Family Architecture .....     | 1-1  |
| Other Architectural Features ..... | 1-7  |
| Programming .....                  | 1-13 |
| Related Documents .....            | 1-14 |
| Pin Description .....              | 1-15 |

## Detailed Specifications

|                                                |      |
|------------------------------------------------|------|
| Operating Conditions .....                     | 2-1  |
| Typical SX-A Standby Current .....             | 2-1  |
| Electrical Specifications .....                | 2-2  |
| PCI Compliance for the SX-A Family .....       | 2-3  |
| Thermal Characteristics .....                  | 2-11 |
| SX-A Timing Model .....                        | 2-14 |
| Sample Path Calculations .....                 | 2-14 |
| Output Buffer Delays .....                     | 2-15 |
| AC Test Loads .....                            | 2-15 |
| Input Buffer Delays .....                      | 2-16 |
| C-Cell Delays .....                            | 2-16 |
| Cell Timing Characteristics .....              | 2-16 |
| Timing Characteristics .....                   | 2-17 |
| Temperature and Voltage Derating Factors ..... | 2-17 |
| Timing Characteristics .....                   | 2-18 |

## Package Pin Assignments

|                    |      |
|--------------------|------|
| 208-Pin PQFP ..... | 3-1  |
| 100-Pin TQFP ..... | 3-5  |
| 144-Pin TQFP ..... | 3-8  |
| 176-Pin TQFP ..... | 3-11 |
| 329-Pin PBGA ..... | 3-14 |
| 144-Pin FBGA ..... | 3-18 |
| 256-Pin FBGA ..... | 3-21 |
| 484-Pin FBGA ..... | 3-26 |

## Datasheet Information

|                                                                                                    |     |
|----------------------------------------------------------------------------------------------------|-----|
| List of Changes .....                                                                              | 4-1 |
| Datasheet Categories .....                                                                         | 4-3 |
| International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) ..... | 4-3 |

## Logic Module Design

The SX-A family architecture is described as a “sea-of-modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

## Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

## Routing Resources

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable

interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.




Figure 1-4 • Cluster Organization

## SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70  $\Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70  $\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

**Where:**

- $C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF  
 $C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF  
 $C_{EQI}$  = Equivalent capacitance of input buffers in pF  
 $C_{EQO}$  = Equivalent capacitance of output buffers in pF  
 $C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF  
 $C_{EQHV}$  = Variable capacitance of HCLK in pF  
 $C_{EQHF}$  = Fixed capacitance of HCLK in pF  
 $C_L$  = Output lead capacitance in pF  
 $f_m$  = Average logic module switching rate in MHz  
 $f_n$  = Average input buffer switching rate in MHz  
 $f_p$  = Average output buffer switching rate in MHz  
 $f_{q1}$  = Average CLKA rate in MHz  
 $f_{q2}$  = Average CLKB rate in MHz  
 $f_{s1}$  = Average HCLK rate in MHz  
 $m$  = Number of logic modules switching at  $f_m$   
 $n$  = Number of input buffers switching at  $f_n$   
 $p$  = Number of output buffers switching at  $f_p$   
 $q_1$  = Number of clock loads on CLKA  
 $q_2$  = Number of clock loads on CLKB  
 $r_1$  = Fixed capacitance due to CLKA  
 $r_2$  = Fixed capacitance due to CLKB  
 $s_1$  = Number of clock loads on HCLK  
 $x$  = Number of I/Os at logic low  
 $y$  = Number of I/Os at logic high

**Table 2-11 • CEQ Values for SX-A Devices**

|                                                  | <b>A54SX08A</b> | <b>A54SX16A</b> | <b>A54SX32A</b> | <b>A54SX72A</b> |
|--------------------------------------------------|-----------------|-----------------|-----------------|-----------------|
| Combinatorial modules ( $C_{EQCM}$ )             | 1.70 pF         | 2.00 pF         | 2.00 pF         | 1.80 pF         |
| Sequential modules ( $C_{EQSM}$ )                | 1.50 pF         | 1.50 pF         | 1.30 pF         | 1.50 pF         |
| Input buffers ( $C_{EQI}$ )                      | 1.30 pF         | 1.30 pF         | 1.30 pF         | 1.30 pF         |
| Output buffers ( $C_{EQO}$ )                     | 7.40 pF         | 7.40 pF         | 7.40 pF         | 7.40 pF         |
| Routed array clocks ( $C_{EQCR}$ )               | 1.05 pF         | 1.05 pF         | 1.05 pF         | 1.05 pF         |
| Dedicated array clocks – variable ( $C_{EQHV}$ ) | 0.85 pF         | 0.85 pF         | 0.85 pF         | 0.85 pF         |
| Dedicated array clocks – fixed ( $C_{EQHF}$ )    | 30.00 pF        | 55.00 pF        | 110.00 pF       | 240.00 pF       |
| Routed array clock A ( $r_1$ )                   | 35.00 pF        | 50.00 pF        | 90.00 pF        | 310.00 pF       |

Table 2-18 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                        | Description                      | –2 Speed |       | –1 Speed |       | Std. Speed |       | –F Speed |       | Units |
|--------------------------------------------------|----------------------------------|----------|-------|----------|-------|------------|-------|----------|-------|-------|
|                                                  |                                  | Min.     | Max.  | Min.     | Max.  | Min.       | Max.  | Min.     | Max.  |       |
| 2.5 V LVCMOS Output Module Timing <sup>1,2</sup> |                                  |          |       |          |       |            |       |          |       |       |
| t <sub>DLH</sub>                                 | Data-to-Pad Low to High          |          | 3.9   |          | 4.4   |            | 5.2   |          | 7.2   | ns    |
| t <sub>DHL</sub>                                 | Data-to-Pad High to Low          |          | 3.0   |          | 3.4   |            | 3.9   |          | 5.5   | ns    |
| t <sub>DHLS</sub>                                | Data-to-Pad High to Low—low slew |          | 13.3  |          | 15.1  |            | 17.7  |          | 24.8  | ns    |
| t <sub>ENZL</sub>                                | Enable-to-Pad, Z to L            |          | 2.8   |          | 3.2   |            | 3.7   |          | 5.2   | ns    |
| t <sub>ENZLS</sub>                               | Data-to-Pad, Z to L—low slew     |          | 13.7  |          | 15.5  |            | 18.2  |          | 25.5  | ns    |
| t <sub>ENZH</sub>                                | Enable-to-Pad, Z to H            |          | 3.9   |          | 4.4   |            | 5.2   |          | 7.2   | ns    |
| t <sub>ENLZ</sub>                                | Enable-to-Pad, L to Z            |          | 2.5   |          | 2.8   |            | 3.3   |          | 4.7   | ns    |
| t <sub>ENHZ</sub>                                | Enable-to-Pad, H to Z            |          | 3.0   |          | 3.4   |            | 3.9   |          | 5.5   | ns    |
| d <sub>TLH</sub> <sup>3</sup>                    | Delta Low to High                |          | 0.037 |          | 0.043 |            | 0.051 |          | 0.071 | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                    | Delta High to Low                |          | 0.017 |          | 0.023 |            | 0.023 |          | 0.037 | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>                   | Delta High to Low—low slew       |          | 0.06  |          | 0.071 |            | 0.086 |          | 0.117 | ns/pF |

**Note:**

- Delays based on 35 pF loading.
- The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTTL in the software.
- To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

Table 2-20 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                 | Description                      | –2 Speed |       | –1 Speed |       | Std. Speed |       | –F Speed |       | Units |
|-------------------------------------------|----------------------------------|----------|-------|----------|-------|------------|-------|----------|-------|-------|
|                                           |                                  | Min.     | Max.  | Min.     | Max.  | Min.       | Max.  | Min.     | Max.  |       |
| 5 V PCI Output Module Timing <sup>1</sup> |                                  |          |       |          |       |            |       |          |       |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          |          | 2.4   |          | 2.8   |            | 3.2   |          | 4.5   | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          |          | 3.2   |          | 3.6   |            | 4.2   |          | 5.9   | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            |          | 1.5   |          | 1.7   |            | 2.0   |          | 2.8   | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            |          | 2.4   |          | 2.8   |            | 3.2   |          | 4.5   | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            |          | 3.5   |          | 3.9   |            | 4.6   |          | 6.4   | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            |          | 3.2   |          | 3.6   |            | 4.2   |          | 5.9   | ns    |
| d <sub>TLH</sub> <sup>2</sup>             | Delta Low to High                |          | 0.016 |          | 0.02  |            | 0.022 |          | 0.032 | ns/pF |
| d <sub>THL</sub> <sup>2</sup>             | Delta High to Low                |          | 0.03  |          | 0.032 |            | 0.04  |          | 0.052 | ns/pF |
| 5 V TTL Output Module Timing <sup>3</sup> |                                  |          |       |          |       |            |       |          |       |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          |          | 2.4   |          | 2.8   |            | 3.2   |          | 4.5   | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          |          | 3.2   |          | 3.6   |            | 4.2   |          | 5.9   | ns    |
| t <sub>DHLS</sub>                         | Data-to-Pad High to Low—low slew |          | 7.6   |          | 8.6   |            | 10.1  |          | 14.2  | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            |          | 2.4   |          | 2.7   |            | 3.2   |          | 4.5   | ns    |
| t <sub>ENZLS</sub>                        | Enable-to-Pad, Z to L—low slew   |          | 8.4   |          | 9.5   |            | 11.0  |          | 15.4  | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            |          | 2.4   |          | 2.8   |            | 3.2   |          | 4.5   | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            |          | 4.2   |          | 4.7   |            | 5.6   |          | 7.8   | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            |          | 3.2   |          | 3.6   |            | 4.2   |          | 5.9   | ns    |
| d <sub>TLH</sub>                          | Delta Low to High                |          | 0.017 |          | 0.017 |            | 0.023 |          | 0.031 | ns/pF |
| d <sub>THL</sub>                          | Delta High to Low                |          | 0.029 |          | 0.031 |            | 0.037 |          | 0.051 | ns/pF |
| d <sub>THLS</sub>                         | Delta High to Low—low slew       |          | 0.046 |          | 0.057 |            | 0.066 |          | 0.089 | ns/pF |

**Notes:**

- Delays based on 50 pF loading.
- To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
- Delays based on 35 pF loading.

**Table 2-26 • A54SX16A Timing Characteristics**
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                      | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|------------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                                |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 3.3 V PCI Output Module Timing <sup>2</sup>    |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                               | Data-to-Pad Low to High          | 2.0                   |      | 2.3      |      | 2.6      |      | 3.1        |      | 4.3      |      | ns    |
| t <sub>DHL</sub>                               | Data-to-Pad High to Low          | 2.2                   |      | 2.5      |      | 2.8      |      | 3.3        |      | 4.6      |      | ns    |
| t <sub>ENZL</sub>                              | Enable-to-Pad, Z to L            | 1.4                   |      | 1.7      |      | 1.9      |      | 2.2        |      | 3.1      |      | ns    |
| t <sub>ENZH</sub>                              | Enable-to-Pad, Z to H            | 2.0                   |      | 2.3      |      | 2.6      |      | 3.1        |      | 4.3      |      | ns    |
| t <sub>ENLZ</sub>                              | Enable-to-Pad, L to Z            | 2.5                   |      | 2.8      |      | 3.2      |      | 3.8        |      | 5.3      |      | ns    |
| t <sub>ENHZ</sub>                              | Enable-to-Pad, H to Z            | 2.2                   |      | 2.5      |      | 2.8      |      | 3.3        |      | 4.6      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                  | Delta Low to High                | 0.025                 |      | 0.03     |      | 0.03     |      | 0.04       |      | 0.045    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                  | Delta High to Low                | 0.015                 |      | 0.015    |      | 0.015    |      | 0.015      |      | 0.025    |      | ns/pF |
| 3.3 V LVTTTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                               | Data-to-Pad Low to High          | 2.8                   |      | 3.2      |      | 3.6      |      | 4.3        |      | 6.0      |      | ns    |
| t <sub>DHL</sub>                               | Data-to-Pad High to Low          | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| t <sub>DHLS</sub>                              | Data-to-Pad High to Low—low slew | 9.5                   |      | 10.9     |      | 12.4     |      | 14.6       |      | 20.4     |      | ns    |
| t <sub>ENZL</sub>                              | Enable-to-Pad, Z to L            | 2.2                   |      | 2.6      |      | 2.9      |      | 3.4        |      | 4.8      |      | ns    |
| t <sub>ENZLS</sub>                             | Enable-to-Pad, Z to L—low slew   | 15.8                  |      | 18.9     |      | 21.3     |      | 25.4       |      | 34.9     |      | ns    |
| t <sub>ENZH</sub>                              | Enable-to-Pad, Z to H            | 2.8                   |      | 3.2      |      | 3.6      |      | 4.3        |      | 6.0      |      | ns    |
| t <sub>ENLZ</sub>                              | Enable-to-Pad, L to Z            | 2.9                   |      | 3.3      |      | 3.7      |      | 4.4        |      | 6.2      |      | ns    |
| t <sub>ENHZ</sub>                              | Enable-to-Pad, H to Z            | 2.7                   |      | 3.1      |      | 3.5      |      | 4.1        |      | 5.7      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>                  | Delta Low to High                | 0.025                 |      | 0.03     |      | 0.03     |      | 0.04       |      | 0.045    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>                  | Delta High to Low                | 0.015                 |      | 0.015    |      | 0.015    |      | 0.015      |      | 0.025    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>                 | Delta High to Low—low slew       | 0.053                 |      | 0.053    |      | 0.067    |      | 0.073      |      | 0.107    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25  $\Omega$  resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-29 • **A54SX32A Timing Characteristics**  
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                  | Description                                          | –3 Speed* |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|--------------------------------------------|------------------------------------------------------|-----------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                            |                                                      | Min.      | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| Dedicated (Hardwired) Array Clock Networks |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>HCKH</sub>                          | Input Low to High (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HCKL</sub>                          | Input High to Low (Pad to R-cell Input)              |           | 1.7  |          | 2.0  |          | 2.2  |            | 2.6  |          | 4.0  | ns    |
| t <sub>HPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>HCKSW</sub>                         | Maximum Skew                                         |           | 0.6  |          | 0.6  |          | 0.7  |            | 0.8  |          | 1.3  | ns    |
| t <sub>HP</sub>                            | Minimum Period                                       | 2.8       |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.8      |      | ns    |
| f <sub>HMAX</sub>                          | Maximum Frequency                                    |           | 357  |          | 313  |          | 278  |            | 238  |          | 172  | MHz   |
| Routed Array Clock Networks                |                                                      |           |      |          |      |          |      |            |      |          |      |       |
| t <sub>RCKH</sub>                          | Input Low to High (Light Load) (Pad to R-cell Input) |           | 2.2  |          | 2.5  |          | 2.9  |            | 3.4  |          | 4.7  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (Light Load) (Pad to R-cell Input) |           | 2.1  |          | 2.4  |          | 2.7  |            | 3.2  |          | 4.4  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (50% Load) (Pad to R-cell Input)   |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.1  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (50% Load) (Pad to R-cell Input)   |           | 2.2  |          | 2.5  |          | 2.8  |            | 3.3  |          | 4.6  | ns    |
| t <sub>RCKH</sub>                          | Input Low to High (100% Load) (Pad to R-cell Input)  |           | 2.5  |          | 2.9  |          | 3.2  |            | 3.8  |          | 5.3  | ns    |
| t <sub>RCKL</sub>                          | Input High to Low (100% Load) (Pad to R-cell Input)  |           | 2.4  |          | 2.7  |          | 3.1  |            | 3.6  |          | 5.0  | ns    |
| t <sub>RPWH</sub>                          | Minimum Pulse Width High                             | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RPWL</sub>                          | Minimum Pulse Width Low                              | 1.4       |      | 1.6      |      | 1.8      |      | 2.1        |      | 2.9      |      | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (Light Load)                            |           | 1.0  |          | 1.1  |          | 1.3  |            | 1.5  |          | 2.1  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (50% Load)                              |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |
| t <sub>RCKSW</sub>                         | Maximum Skew (100% Load)                             |           | 0.9  |          | 1.0  |          | 1.2  |            | 1.4  |          | 1.9  | ns    |

**Note:** \*All –3 speed grades have been discontinued.

**Table 2-34 • A54SX32A Timing Characteristics**
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                 | Description                      | –3 Speed <sup>1</sup> |      | –2 Speed |      | –1 Speed |      | Std. Speed |      | –F Speed |      | Units |
|-------------------------------------------|----------------------------------|-----------------------|------|----------|------|----------|------|------------|------|----------|------|-------|
|                                           |                                  | Min.                  | Max. | Min.     | Max. | Min.     | Max. | Min.       | Max. | Min.     | Max. |       |
| 5 V PCI Output Module Timing <sup>2</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 2.1                   |      | 2.4      |      | 2.8      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 2.8                   |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.9      |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 1.3                   |      | 1.5      |      | 1.7      |      | 2.0        |      | 2.8      |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 2.1                   |      | 2.4      |      | 2.8      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.0                   |      | 3.5      |      | 3.9      |      | 4.6        |      | 6.4      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 2.8                   |      | 3.2      |      | 3.6      |      | 4.2        |      | 5.9      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.016                 |      | 0.016    |      | 0.02     |      | 0.022      |      | 0.032    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.026                 |      | 0.03     |      | 0.032    |      | 0.04       |      | 0.052    |      | ns/pF |
| 5 V TTL Output Module Timing <sup>4</sup> |                                  |                       |      |          |      |          |      |            |      |          |      |       |
| t <sub>DLH</sub>                          | Data-to-Pad Low to High          | 1.9                   |      | 2.2      |      | 2.5      |      | 2.9        |      | 4.1      |      | ns    |
| t <sub>DHL</sub>                          | Data-to-Pad High to Low          | 2.5                   |      | 2.9      |      | 3.3      |      | 3.9        |      | 5.4      |      | ns    |
| t <sub>DHLS</sub>                         | Data-to-Pad High to Low—low slew | 6.6                   |      | 7.6      |      | 8.6      |      | 10.1       |      | 14.2     |      | ns    |
| t <sub>ENZL</sub>                         | Enable-to-Pad, Z to L            | 2.1                   |      | 2.4      |      | 2.7      |      | 3.2        |      | 4.5      |      | ns    |
| t <sub>ENZLS</sub>                        | Enable-to-Pad, Z to L—low slew   | 7.4                   |      | 8.4      |      | 9.5      |      | 11.0       |      | 15.4     |      | ns    |
| t <sub>ENZH</sub>                         | Enable-to-Pad, Z to H            | 1.9                   |      | 2.2      |      | 2.5      |      | 2.9        |      | 4.1      |      | ns    |
| t <sub>ENLZ</sub>                         | Enable-to-Pad, L to Z            | 3.6                   |      | 4.2      |      | 4.7      |      | 5.6        |      | 7.8      |      | ns    |
| t <sub>ENHZ</sub>                         | Enable-to-Pad, H to Z            | 2.5                   |      | 2.9      |      | 3.3      |      | 3.9        |      | 5.4      |      | ns    |
| d <sub>TLH</sub> <sup>3</sup>             | Delta Low to High                | 0.014                 |      | 0.017    |      | 0.017    |      | 0.023      |      | 0.031    |      | ns/pF |
| d <sub>THL</sub> <sup>3</sup>             | Delta High to Low                | 0.023                 |      | 0.029    |      | 0.031    |      | 0.037      |      | 0.051    |      | ns/pF |
| d <sub>THLS</sub> <sup>3</sup>            | Delta High to Low—low slew       | 0.043                 |      | 0.046    |      | 0.057    |      | 0.066      |      | 0.089    |      | ns/pF |

**Notes:**

1. All –3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[HL|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

**Table 2-39 • A54SX72A Timing Characteristics**
**(Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.3\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )**

| Parameter                                         | Description                      | –3 Speed <sup>1</sup> |       | –2 Speed |       | –1 Speed |       | Std. Speed |       | –F Speed |       | Units |
|---------------------------------------------------|----------------------------------|-----------------------|-------|----------|-------|----------|-------|------------|-------|----------|-------|-------|
|                                                   |                                  | Min.                  | Max.  | Min.     | Max.  | Min.     | Max.  | Min.       | Max.  | Min.     | Max.  |       |
| 2.5 V LVCMOS Output Module Timing <sup>2, 3</sup> |                                  |                       |       |          |       |          |       |            |       |          |       |       |
| t <sub>DLH</sub>                                  | Data-to-Pad Low to High          |                       | 3.9   |          | 4.5   |          | 5.1   |            | 6.0   |          | 8.4   | ns    |
| t <sub>DHL</sub>                                  | Data-to-Pad High to Low          |                       | 3.1   |          | 3.6   |          | 4.1   |            | 4.8   |          | 6.7   | ns    |
| t <sub>DHLS</sub>                                 | Data-to-Pad High to Low—low slew |                       | 12.7  |          | 14.6  |          | 16.5  |            | 19.4  |          | 27.2  | ns    |
| t <sub>ENZL</sub>                                 | Enable-to-Pad, Z to L            |                       | 2.4   |          | 2.8   |          | 3.2   |            | 3.7   |          | 5.2   | ns    |
| t <sub>ENZLS</sub>                                | Data-to-Pad, Z to L—low slew     |                       | 11.8  |          | 13.7  |          | 15.5  |            | 18.2  |          | 25.5  | ns    |
| t <sub>ENZH</sub>                                 | Enable-to-Pad, Z to H            |                       | 3.9   |          | 4.5   |          | 5.1   |            | 6.0   |          | 8.4   | ns    |
| t <sub>ENLZ</sub>                                 | Enable-to-Pad, L to Z            |                       | 2.1   |          | 2.5   |          | 2.8   |            | 3.3   |          | 4.7   | ns    |
| t <sub>ENHZ</sub>                                 | Enable-to-Pad, H to Z            |                       | 3.1   |          | 3.6   |          | 4.1   |            | 4.8   |          | 6.7   | ns    |
| d <sub>TLH</sub> <sup>4</sup>                     | Delta Low to High                |                       | 0.031 |          | 0.037 |          | 0.043 |            | 0.051 |          | 0.071 | ns/pF |
| d <sub>THL</sub> <sup>4</sup>                     | Delta High to Low                |                       | 0.017 |          | 0.017 |          | 0.023 |            | 0.023 |          | 0.037 | ns/pF |
| d <sub>THLS</sub> <sup>4</sup>                    | Delta High to Low—low slew       |                       | 0.057 |          | 0.06  |          | 0.071 |            | 0.086 |          | 0.117 | ns/pF |

**Note:**

1. All –3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LV TTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where  $C_{load}$  is the load capacitance driven by the I/O in pF  
 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 71           | I/O               | I/O               | I/O               | I/O               |
| 72           | I/O               | I/O               | I/O               | I/O               |
| 73           | NC                | I/O               | I/O               | I/O               |
| 74           | I/O               | I/O               | I/O               | QCLKA             |
| 75           | NC                | I/O               | I/O               | I/O               |
| 76           | PRB, I/O          | PRB, I/O          | PRB, I/O          | PRB, I/O          |
| 77           | GND               | GND               | GND               | GND               |
| 78           | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 79           | GND               | GND               | GND               | GND               |
| 80           | NC                | NC                | NC                | NC                |
| 81           | I/O               | I/O               | I/O               | I/O               |
| 82           | HCLK              | HCLK              | HCLK              | HCLK              |
| 83           | I/O               | I/O               | I/O               | V <sub>CCI</sub>  |
| 84           | I/O               | I/O               | I/O               | QCLKB             |
| 85           | NC                | I/O               | I/O               | I/O               |
| 86           | I/O               | I/O               | I/O               | I/O               |
| 87           | I/O               | I/O               | I/O               | I/O               |
| 88           | NC                | I/O               | I/O               | I/O               |
| 89           | I/O               | I/O               | I/O               | I/O               |
| 90           | I/O               | I/O               | I/O               | I/O               |
| 91           | NC                | I/O               | I/O               | I/O               |
| 92           | I/O               | I/O               | I/O               | I/O               |
| 93           | I/O               | I/O               | I/O               | I/O               |
| 94           | NC                | I/O               | I/O               | I/O               |
| 95           | I/O               | I/O               | I/O               | I/O               |
| 96           | I/O               | I/O               | I/O               | I/O               |
| 97           | NC                | I/O               | I/O               | I/O               |
| 98           | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 99           | I/O               | I/O               | I/O               | I/O               |
| 100          | I/O               | I/O               | I/O               | I/O               |
| 101          | I/O               | I/O               | I/O               | I/O               |
| 102          | I/O               | I/O               | I/O               | I/O               |
| 103          | TDO, I/O          | TDO, I/O          | TDO, I/O          | TDO, I/O          |
| 104          | I/O               | I/O               | I/O               | I/O               |
| 105          | GND               | GND               | GND               | GND               |

| 208-Pin PQFP |                   |                   |                   |                   |
|--------------|-------------------|-------------------|-------------------|-------------------|
| Pin Number   | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 106          | NC                | I/O               | I/O               | I/O               |
| 107          | I/O               | I/O               | I/O               | I/O               |
| 108          | NC                | I/O               | I/O               | I/O               |
| 109          | I/O               | I/O               | I/O               | I/O               |
| 110          | I/O               | I/O               | I/O               | I/O               |
| 111          | I/O               | I/O               | I/O               | I/O               |
| 112          | I/O               | I/O               | I/O               | I/O               |
| 113          | I/O               | I/O               | I/O               | I/O               |
| 114          | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 115          | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| 116          | NC                | I/O               | I/O               | GND               |
| 117          | I/O               | I/O               | I/O               | V <sub>CCA</sub>  |
| 118          | I/O               | I/O               | I/O               | I/O               |
| 119          | NC                | I/O               | I/O               | I/O               |
| 120          | I/O               | I/O               | I/O               | I/O               |
| 121          | I/O               | I/O               | I/O               | I/O               |
| 122          | NC                | I/O               | I/O               | I/O               |
| 123          | I/O               | I/O               | I/O               | I/O               |
| 124          | I/O               | I/O               | I/O               | I/O               |
| 125          | NC                | I/O               | I/O               | I/O               |
| 126          | I/O               | I/O               | I/O               | I/O               |
| 127          | I/O               | I/O               | I/O               | I/O               |
| 128          | I/O               | I/O               | I/O               | I/O               |
| 129          | GND               | GND               | GND               | GND               |
| 130          | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| 131          | GND               | GND               | GND               | GND               |
| 132          | NC                | NC                | NC                | I/O               |
| 133          | I/O               | I/O               | I/O               | I/O               |
| 134          | I/O               | I/O               | I/O               | I/O               |
| 135          | NC                | I/O               | I/O               | I/O               |
| 136          | I/O               | I/O               | I/O               | I/O               |
| 137          | I/O               | I/O               | I/O               | I/O               |
| 138          | NC                | I/O               | I/O               | I/O               |
| 139          | I/O               | I/O               | I/O               | I/O               |
| 140          | I/O               | I/O               | I/O               | I/O               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| D11          | V <sub>CCA</sub>  |
| D12          | NC                |
| D13          | I/O               |
| D14          | I/O               |
| D15          | I/O               |
| D16          | I/O               |
| D17          | I/O               |
| D18          | I/O               |
| D19          | I/O               |
| D20          | I/O               |
| D21          | I/O               |
| D22          | I/O               |
| D23          | I/O               |
| E1           | V <sub>CCI</sub>  |
| E2           | I/O               |
| E3           | I/O               |
| E4           | I/O               |
| E20          | I/O               |
| E21          | I/O               |
| E22          | I/O               |
| E23          | I/O               |
| F1           | I/O               |
| F2           | TMS               |
| F3           | I/O               |
| F4           | I/O               |
| F20          | I/O               |
| F21          | I/O               |
| F22          | I/O               |
| F23          | I/O               |
| G1           | I/O               |
| G2           | I/O               |
| G3           | I/O               |
| G4           | I/O               |
| G20          | I/O               |
| G21          | I/O               |
| G22          | I/O               |
| G23          | GND               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| H1           | I/O               |
| H2           | I/O               |
| H3           | I/O               |
| H4           | I/O               |
| H20          | V <sub>CCA</sub>  |
| H21          | I/O               |
| H22          | I/O               |
| H23          | I/O               |
| J1           | NC                |
| J2           | I/O               |
| J3           | I/O               |
| J4           | I/O               |
| J20          | I/O               |
| J21          | I/O               |
| J22          | I/O               |
| J23          | I/O               |
| K1           | I/O               |
| K2           | I/O               |
| K3           | I/O               |
| K4           | I/O               |
| K10          | GND               |
| K11          | GND               |
| K12          | GND               |
| K13          | GND               |
| K14          | GND               |
| K20          | I/O               |
| K21          | I/O               |
| K22          | I/O               |
| K23          | I/O               |
| L1           | I/O               |
| L2           | I/O               |
| L3           | I/O               |
| L4           | NC                |
| L10          | GND               |
| L11          | GND               |
| L12          | GND               |
| L13          | GND               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| L14          | GND               |
| L20          | NC                |
| L21          | I/O               |
| L22          | I/O               |
| L23          | NC                |
| M1           | I/O               |
| M2           | I/O               |
| M3           | I/O               |
| M4           | V <sub>CCA</sub>  |
| M10          | GND               |
| M11          | GND               |
| M12          | GND               |
| M13          | GND               |
| M14          | GND               |
| M20          | V <sub>CCA</sub>  |
| M21          | I/O               |
| M22          | I/O               |
| M23          | V <sub>CCI</sub>  |
| N1           | I/O               |
| N2           | TRST, I/O         |
| N3           | I/O               |
| N4           | I/O               |
| N10          | GND               |
| N11          | GND               |
| N12          | GND               |
| N13          | GND               |
| N14          | GND               |
| N20          | NC                |
| N21          | I/O               |
| N22          | I/O               |
| N23          | I/O               |
| P1           | I/O               |
| P2           | I/O               |
| P3           | I/O               |
| P4           | I/O               |
| P10          | GND               |
| P11          | GND               |

| 329-Pin PBGA |                   |
|--------------|-------------------|
| Pin Number   | A54SX32A Function |
| P12          | GND               |
| P13          | GND               |
| P14          | GND               |
| P20          | I/O               |
| P21          | I/O               |
| P22          | I/O               |
| P23          | I/O               |
| R1           | I/O               |
| R2           | I/O               |
| R3           | I/O               |
| R4           | I/O               |
| R20          | I/O               |
| R21          | I/O               |
| R22          | I/O               |
| R23          | I/O               |
| T1           | I/O               |
| T2           | I/O               |
| T3           | I/O               |
| T4           | I/O               |
| T20          | I/O               |
| T21          | I/O               |
| T22          | I/O               |
| T23          | I/O               |
| U1           | I/O               |
| U2           | I/O               |
| U3           | V <sub>CCA</sub>  |
| U4           | I/O               |
| U20          | I/O               |
| U21          | V <sub>CCA</sub>  |
| U22          | I/O               |
| U23          | I/O               |
| V1           | V <sub>CCI</sub>  |
| V2           | I/O               |
| V3           | I/O               |
| V4           | I/O               |
| V20          | I/O               |
| V21          | I/O               |

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A545X16A<br>Function | A545X32A<br>Function | A545X72A<br>Function |
| E11          | I/O                  | I/O                  | I/O                  |
| E12          | I/O                  | I/O                  | I/O                  |
| E13          | NC                   | I/O                  | I/O                  |
| E14          | I/O                  | I/O                  | I/O                  |
| E15          | I/O                  | I/O                  | I/O                  |
| E16          | I/O                  | I/O                  | I/O                  |
| F1           | I/O                  | I/O                  | I/O                  |
| F2           | I/O                  | I/O                  | I/O                  |
| F3           | I/O                  | I/O                  | I/O                  |
| F4           | TMS                  | TMS                  | TMS                  |
| F5           | I/O                  | I/O                  | I/O                  |
| F6           | I/O                  | I/O                  | I/O                  |
| F7           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F8           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F9           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F10          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| F11          | I/O                  | I/O                  | I/O                  |
| F12          | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| F13          | I/O                  | I/O                  | I/O                  |
| F14          | I/O                  | I/O                  | I/O                  |
| F15          | I/O                  | I/O                  | I/O                  |
| F16          | I/O                  | I/O                  | I/O                  |
| G1           | NC                   | I/O                  | I/O                  |
| G2           | I/O                  | I/O                  | I/O                  |
| G3           | NC                   | I/O                  | I/O                  |
| G4           | I/O                  | I/O                  | I/O                  |
| G5           | I/O                  | I/O                  | I/O                  |
| G6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| G7           | GND                  | GND                  | GND                  |
| G8           | GND                  | GND                  | GND                  |
| G9           | GND                  | GND                  | GND                  |
| G10          | GND                  | GND                  | GND                  |
| G11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| G12          | I/O                  | I/O                  | I/O                  |
| G13          | GND                  | GND                  | GND                  |
| G14          | NC                   | I/O                  | I/O                  |
| G15          | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |

| 256-Pin FBGA |                      |                      |                      |
|--------------|----------------------|----------------------|----------------------|
| Pin Number   | A545X16A<br>Function | A545X32A<br>Function | A545X72A<br>Function |
| G16          | I/O                  | I/O                  | I/O                  |
| H1           | I/O                  | I/O                  | I/O                  |
| H2           | I/O                  | I/O                  | I/O                  |
| H3           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |
| H4           | TRST, I/O            | TRST, I/O            | TRST, I/O            |
| H5           | I/O                  | I/O                  | I/O                  |
| H6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| H7           | GND                  | GND                  | GND                  |
| H8           | GND                  | GND                  | GND                  |
| H9           | GND                  | GND                  | GND                  |
| H10          | GND                  | GND                  | GND                  |
| H11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| H12          | I/O                  | I/O                  | I/O                  |
| H13          | I/O                  | I/O                  | I/O                  |
| H14          | I/O                  | I/O                  | I/O                  |
| H15          | I/O                  | I/O                  | I/O                  |
| H16          | NC                   | I/O                  | I/O                  |
| J1           | NC                   | I/O                  | I/O                  |
| J2           | NC                   | I/O                  | I/O                  |
| J3           | NC                   | I/O                  | I/O                  |
| J4           | I/O                  | I/O                  | I/O                  |
| J5           | I/O                  | I/O                  | I/O                  |
| J6           | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| J7           | GND                  | GND                  | GND                  |
| J8           | GND                  | GND                  | GND                  |
| J9           | GND                  | GND                  | GND                  |
| J10          | GND                  | GND                  | GND                  |
| J11          | V <sub>CCI</sub>     | V <sub>CCI</sub>     | V <sub>CCI</sub>     |
| J12          | I/O                  | I/O                  | I/O                  |
| J13          | I/O                  | I/O                  | I/O                  |
| J14          | I/O                  | I/O                  | I/O                  |
| J15          | I/O                  | I/O                  | I/O                  |
| J16          | I/O                  | I/O                  | I/O                  |
| K1           | I/O                  | I/O                  | I/O                  |
| K2           | I/O                  | I/O                  | I/O                  |
| K3           | NC                   | I/O                  | I/O                  |
| K4           | V <sub>CCA</sub>     | V <sub>CCA</sub>     | V <sub>CCA</sub>     |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| A1           | NC*               | NC                |
| A2           | NC*               | NC                |
| A3           | NC*               | I/O               |
| A4           | NC*               | I/O               |
| A5           | NC*               | I/O               |
| A6           | I/O               | I/O               |
| A7           | I/O               | I/O               |
| A8           | I/O               | I/O               |
| A9           | I/O               | I/O               |
| A10          | I/O               | I/O               |
| A11          | NC*               | I/O               |
| A12          | NC*               | I/O               |
| A13          | I/O               | I/O               |
| A14          | NC*               | NC                |
| A15          | NC*               | I/O               |
| A16          | NC*               | I/O               |
| A17          | I/O               | I/O               |
| A18          | I/O               | I/O               |
| A19          | I/O               | I/O               |
| A20          | I/O               | I/O               |
| A21          | NC*               | I/O               |
| A22          | NC*               | I/O               |
| A23          | NC*               | I/O               |
| A24          | NC*               | I/O               |
| A25          | NC*               | NC                |
| A26          | NC*               | NC                |
| AA1          | NC*               | I/O               |
| AA2          | NC*               | I/O               |
| AA3          | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| AA4          | I/O               | I/O               |
| AA5          | I/O               | I/O               |
| AA22         | I/O               | I/O               |
| AA23         | I/O               | I/O               |
| AA24         | I/O               | I/O               |
| AA25         | NC*               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| AA26         | NC*               | I/O               |
| AB1          | NC*               | NC                |
| AB2          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AB3          | I/O               | I/O               |
| AB4          | I/O               | I/O               |
| AB5          | NC*               | I/O               |
| AB6          | I/O               | I/O               |
| AB7          | I/O               | I/O               |
| AB8          | I/O               | I/O               |
| AB9          | I/O               | I/O               |
| AB10         | I/O               | I/O               |
| AB11         | I/O               | I/O               |
| AB12         | PRB, I/O          | PRB, I/O          |
| AB13         | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| AB14         | I/O               | I/O               |
| AB15         | I/O               | I/O               |
| AB16         | I/O               | I/O               |
| AB17         | I/O               | I/O               |
| AB18         | I/O               | I/O               |
| AB19         | I/O               | I/O               |
| AB20         | TDO, I/O          | TDO, I/O          |
| AB21         | GND               | GND               |
| AB22         | NC*               | I/O               |
| AB23         | I/O               | I/O               |
| AB24         | I/O               | I/O               |
| AB25         | NC*               | I/O               |
| AB26         | NC*               | I/O               |
| AC1          | I/O               | I/O               |
| AC2          | I/O               | I/O               |
| AC3          | I/O               | I/O               |
| AC4          | NC*               | I/O               |
| AC5          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AC6          | I/O               | I/O               |
| AC7          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AC8          | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| AC9          | I/O               | I/O               |
| AC10         | I/O               | I/O               |
| AC11         | I/O               | I/O               |
| AC12         | I/O               | QCLKA             |
| AC13         | I/O               | I/O               |
| AC14         | I/O               | I/O               |
| AC15         | I/O               | I/O               |
| AC16         | I/O               | I/O               |
| AC17         | I/O               | I/O               |
| AC18         | I/O               | I/O               |
| AC19         | I/O               | I/O               |
| AC20         | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AC21         | I/O               | I/O               |
| AC22         | I/O               | I/O               |
| AC23         | NC*               | I/O               |
| AC24         | I/O               | I/O               |
| AC25         | NC*               | I/O               |
| AC26         | NC*               | I/O               |
| AD1          | I/O               | I/O               |
| AD2          | I/O               | I/O               |
| AD3          | GND               | GND               |
| AD4          | I/O               | I/O               |
| AD5          | I/O               | I/O               |
| AD6          | I/O               | I/O               |
| AD7          | I/O               | I/O               |
| AD8          | I/O               | I/O               |
| AD9          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AD10         | I/O               | I/O               |
| AD11         | I/O               | I/O               |
| AD12         | I/O               | I/O               |
| AD13         | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| AD14         | I/O               | I/O               |
| AD15         | I/O               | I/O               |
| AD16         | I/O               | I/O               |
| AD17         | V <sub>CCI</sub>  | V <sub>CCI</sub>  |

**Note:** \*These pins must be left floating on the A54SX32A device.

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| C19                 | I/O                      | I/O                      |
| C20                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| C21                 | I/O                      | I/O                      |
| C22                 | I/O                      | I/O                      |
| C23                 | I/O                      | I/O                      |
| C24                 | I/O                      | I/O                      |
| C25                 | NC*                      | I/O                      |
| C26                 | NC*                      | I/O                      |
| D1                  | NC*                      | I/O                      |
| D2                  | TMS                      | TMS                      |
| D3                  | I/O                      | I/O                      |
| D4                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| D5                  | NC*                      | I/O                      |
| D6                  | TCK, I/O                 | TCK, I/O                 |
| D7                  | I/O                      | I/O                      |
| D8                  | I/O                      | I/O                      |
| D9                  | I/O                      | I/O                      |
| D10                 | I/O                      | I/O                      |
| D11                 | I/O                      | I/O                      |
| D12                 | I/O                      | QCLKC                    |
| D13                 | I/O                      | I/O                      |
| D14                 | I/O                      | I/O                      |
| D15                 | I/O                      | I/O                      |
| D16                 | I/O                      | I/O                      |
| D17                 | I/O                      | I/O                      |
| D18                 | I/O                      | I/O                      |
| D19                 | I/O                      | I/O                      |
| D20                 | I/O                      | I/O                      |
| D21                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| D22                 | GND                      | GND                      |
| D23                 | I/O                      | I/O                      |
| D24                 | I/O                      | I/O                      |
| D25                 | NC*                      | I/O                      |
| D26                 | NC*                      | I/O                      |
| E1                  | NC*                      | I/O                      |

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| E2                  | NC*                      | I/O                      |
| E3                  | I/O                      | I/O                      |
| E4                  | I/O                      | I/O                      |
| E5                  | GND                      | GND                      |
| E6                  | TDI, IO                  | TDI, IO                  |
| E7                  | I/O                      | I/O                      |
| E8                  | I/O                      | I/O                      |
| E9                  | I/O                      | I/O                      |
| E10                 | I/O                      | I/O                      |
| E11                 | I/O                      | I/O                      |
| E12                 | I/O                      | I/O                      |
| E13                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| E14                 | CLKB                     | CLKB                     |
| E15                 | I/O                      | I/O                      |
| E16                 | I/O                      | I/O                      |
| E17                 | I/O                      | I/O                      |
| E18                 | I/O                      | I/O                      |
| E19                 | I/O                      | I/O                      |
| E20                 | I/O                      | I/O                      |
| E21                 | I/O                      | I/O                      |
| E22                 | I/O                      | I/O                      |
| E23                 | I/O                      | I/O                      |
| E24                 | I/O                      | I/O                      |
| E25                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| E26                 | GND                      | GND                      |
| F1                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| F2                  | NC*                      | I/O                      |
| F3                  | NC*                      | I/O                      |
| F4                  | I/O                      | I/O                      |
| F5                  | I/O                      | I/O                      |
| F22                 | I/O                      | I/O                      |
| F23                 | I/O                      | I/O                      |
| F24                 | I/O                      | I/O                      |
| F25                 | I/O                      | I/O                      |
| F26                 | NC*                      | I/O                      |

| <b>484-Pin FBGA</b> |                          |                          |
|---------------------|--------------------------|--------------------------|
| <b>Pin Number</b>   | <b>A54SX32A Function</b> | <b>A54SX72A Function</b> |
| G1                  | NC*                      | I/O                      |
| G2                  | NC*                      | I/O                      |
| G3                  | NC*                      | I/O                      |
| G4                  | I/O                      | I/O                      |
| G5                  | I/O                      | I/O                      |
| G22                 | I/O                      | I/O                      |
| G23                 | V <sub>CCA</sub>         | V <sub>CCA</sub>         |
| G24                 | I/O                      | I/O                      |
| G25                 | NC*                      | I/O                      |
| G26                 | NC*                      | I/O                      |
| H1                  | NC*                      | I/O                      |
| H2                  | NC*                      | I/O                      |
| H3                  | I/O                      | I/O                      |
| H4                  | I/O                      | I/O                      |
| H5                  | I/O                      | I/O                      |
| H22                 | I/O                      | I/O                      |
| H23                 | I/O                      | I/O                      |
| H24                 | I/O                      | I/O                      |
| H25                 | NC*                      | I/O                      |
| H26                 | NC*                      | I/O                      |
| J1                  | NC*                      | I/O                      |
| J2                  | NC*                      | I/O                      |
| J3                  | I/O                      | I/O                      |
| J4                  | I/O                      | I/O                      |
| J5                  | I/O                      | I/O                      |
| J22                 | I/O                      | I/O                      |
| J23                 | I/O                      | I/O                      |
| J24                 | I/O                      | I/O                      |
| J25                 | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| J26                 | NC*                      | I/O                      |
| K1                  | I/O                      | I/O                      |
| K2                  | V <sub>CCI</sub>         | V <sub>CCI</sub>         |
| K3                  | I/O                      | I/O                      |
| K4                  | I/O                      | I/O                      |
| K5                  | V <sub>CCA</sub>         | V <sub>CCA</sub>         |

**Note:** \*These pins must be left floating on the A54SX32A device.

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| K10          | GND               | GND               |
| K11          | GND               | GND               |
| K12          | GND               | GND               |
| K13          | GND               | GND               |
| K14          | GND               | GND               |
| K15          | GND               | GND               |
| K16          | GND               | GND               |
| K17          | GND               | GND               |
| K22          | I/O               | I/O               |
| K23          | I/O               | I/O               |
| K24          | NC *              | NC                |
| K25          | NC *              | I/O               |
| K26          | NC *              | I/O               |
| L1           | NC *              | I/O               |
| L2           | NC *              | I/O               |
| L3           | I/O               | I/O               |
| L4           | I/O               | I/O               |
| L5           | I/O               | I/O               |
| L10          | GND               | GND               |
| L11          | GND               | GND               |
| L12          | GND               | GND               |
| L13          | GND               | GND               |
| L14          | GND               | GND               |
| L15          | GND               | GND               |
| L16          | GND               | GND               |
| L17          | GND               | GND               |
| L22          | I/O               | I/O               |
| L23          | I/O               | I/O               |
| L24          | I/O               | I/O               |
| L25          | I/O               | I/O               |
| L26          | I/O               | I/O               |
| M1           | NC *              | NC                |
| M2           | I/O               | I/O               |
| M3           | I/O               | I/O               |
| M4           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| M5           | I/O               | I/O               |
| M10          | GND               | GND               |
| M11          | GND               | GND               |
| M12          | GND               | GND               |
| M13          | GND               | GND               |
| M14          | GND               | GND               |
| M15          | GND               | GND               |
| M16          | GND               | GND               |
| M17          | GND               | GND               |
| M22          | I/O               | I/O               |
| M23          | I/O               | I/O               |
| M24          | I/O               | I/O               |
| M25          | NC *              | I/O               |
| M26          | NC *              | I/O               |
| N1           | I/O               | I/O               |
| N2           | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| N3           | I/O               | I/O               |
| N4           | I/O               | I/O               |
| N5           | I/O               | I/O               |
| N10          | GND               | GND               |
| N11          | GND               | GND               |
| N12          | GND               | GND               |
| N13          | GND               | GND               |
| N14          | GND               | GND               |
| N15          | GND               | GND               |
| N16          | GND               | GND               |
| N17          | GND               | GND               |
| N22          | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| N23          | I/O               | I/O               |
| N24          | I/O               | I/O               |
| N25          | I/O               | I/O               |
| N26          | NC *              | NC                |
| P1           | NC *              | I/O               |
| P2           | NC *              | I/O               |
| P3           | I/O               | I/O               |

| 484-Pin FBGA |                   |                   |
|--------------|-------------------|-------------------|
| Pin Number   | A54SX32A Function | A54SX72A Function |
| P4           | I/O               | I/O               |
| P5           | V <sub>CCA</sub>  | V <sub>CCA</sub>  |
| P10          | GND               | GND               |
| P11          | GND               | GND               |
| P12          | GND               | GND               |
| P13          | GND               | GND               |
| P14          | GND               | GND               |
| P15          | GND               | GND               |
| P16          | GND               | GND               |
| P17          | GND               | GND               |
| P22          | I/O               | I/O               |
| P23          | I/O               | I/O               |
| P24          | V <sub>CCI</sub>  | V <sub>CCI</sub>  |
| P25          | I/O               | I/O               |
| P26          | I/O               | I/O               |
| R1           | NC *              | I/O               |
| R2           | NC *              | I/O               |
| R3           | I/O               | I/O               |
| R4           | I/O               | I/O               |
| R5           | TRST, I/O         | TRST, I/O         |
| R10          | GND               | GND               |
| R11          | GND               | GND               |
| R12          | GND               | GND               |
| R13          | GND               | GND               |
| R14          | GND               | GND               |
| R15          | GND               | GND               |
| R16          | GND               | GND               |
| R17          | GND               | GND               |
| R22          | I/O               | I/O               |
| R23          | I/O               | I/O               |
| R24          | I/O               | I/O               |
| R25          | NC *              | I/O               |
| R26          | NC *              | I/O               |
| T1           | NC *              | I/O               |
| T2           | NC *              | I/O               |

**Note:** \*These pins must be left floating on the A54SX32A device.

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version      | Changes in Current Version (v5.3)                                                                           | Page  |
|-----------------------|-------------------------------------------------------------------------------------------------------------|-------|
| v5.2<br>(June 2006)   | –3 speed grades have been discontinued.                                                                     | N/A   |
|                       | The "SX-A Timing Model" was updated with –2 data.                                                           | 2-14  |
| v5.1<br>February 2005 | RoHS information was added to the "Ordering Information".                                                   | ii    |
|                       | The "Programming" section was updated.                                                                      | 1-13  |
| v5.0                  | Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. | i     |
|                       | The "Thermal Characteristics" section was updated.                                                          | 2-11  |
|                       | The "176-Pin TQFP" was updated to add pins 81 to 90.                                                        | 3-11  |
|                       | The "484-Pin FBGA" was updated to add pins R4 to Y26                                                        | 3-26  |
| v4.0                  | The "Temperature Grade Offering" is new.                                                                    | 1-iii |
|                       | The "Speed Grade and Temperature Grade Matrix" is new.                                                      | 1-iii |
|                       | "SX-A Family Architecture" was updated.                                                                     | 1-1   |
|                       | "Clock Resources" was updated.                                                                              | 1-5   |
|                       | "User Security" was updated.                                                                                | 1-7   |
|                       | "Power-Up/Down and Hot Swapping" was updated.                                                               | 1-7   |
|                       | "Dedicated Mode" is new                                                                                     | 1-9   |
|                       | Table 1-5 is new.                                                                                           | 1-9   |
|                       | "JTAG Instructions" is new                                                                                  | 1-10  |
|                       | "Design Considerations" was updated.                                                                        | 1-12  |
|                       | The "Programming" section is new.                                                                           | 1-13  |
|                       | "Design Environment" was updated.                                                                           | 1-13  |
|                       | "Pin Description" was updated.                                                                              | 1-15  |
|                       | Table 2-1 was updated.                                                                                      | 2-1   |
|                       | Table 2-2 was updated.                                                                                      | 2-1   |
|                       | Table 2-3 is new.                                                                                           | 2-1   |
|                       | Table 2-4 is new.                                                                                           | 2-1   |
|                       | Table 2-5 was updated.                                                                                      | 2-2   |
|                       | Table 2-6 was updated.                                                                                      | 2-2   |
|                       | "Power Dissipation" is new.                                                                                 | 2-8   |
|                       | Table 2-11 was updated.                                                                                     | 2-9   |

| Previous Version    | Changes in Current Version (v5.3)                                                                                           | Page         |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------|--------------|
| v4.0<br>(continued) | Table 2-12 was updated.                                                                                                     | 2-11         |
|                     | The was updated.                                                                                                            | 2-14         |
|                     | The "Sample Path Calculations" were updated.                                                                                | 2-14         |
|                     | Table 2-13 was updated.                                                                                                     | 2-17         |
|                     | Table 2-13 was updated.                                                                                                     | 2-17         |
|                     | All timing tables were updated.                                                                                             | 2-18 to 2-52 |
| v3.0                | The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated. | 1-i          |
|                     | The "Ordering Information" section was updated.                                                                             | 1-ii         |
|                     | The "Temperature Grade Offering" section was updated.                                                                       | 1-iii        |
|                     | The Figure 1-1 • SX-A Family Interconnect Elements was updated.                                                             | 1-1          |
|                     | The "Clock Resources" section was updated.                                                                                  | 1-5          |
|                     | The Table 1-1 • SX-A Clock Resources is new.                                                                                | 1-5          |
|                     | The "User Security" section is new.                                                                                         | 1-7          |
|                     | The "I/O Modules" section was updated.                                                                                      | 1-7          |
|                     | The Table 1-2 • I/O Features was updated.                                                                                   | 1-8          |
|                     | The Table 1-3 • I/O Characteristics for All I/O Configurations is new.                                                      | 1-8          |
|                     | The Table 1-4 • Power-Up Time at which I/Os Become Active is new.                                                           | 1-8          |
|                     | The Figure 1-12 • Device Selection Wizard is new.                                                                           | 1-9          |
|                     | The "Boundary-Scan Pin Configurations and Functions" section is new.                                                        | 1-9          |
|                     | The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.                               | 1-11         |
|                     | The "SX-A Probe Circuit Control Pins" section was updated.                                                                  | 1-12         |
|                     | The "Design Considerations" section was updated.                                                                            | 1-12         |
|                     | The Figure 1-13 • Probe Setup was updated.                                                                                  | 1-12         |
|                     | The Design Environment was updated.                                                                                         | 1-13         |
|                     | The Figure 1-13 • Design Flow is new.                                                                                       | 1-11         |
|                     | The "Absolute Maximum Ratings*" section was updated.                                                                        | 1-12         |
|                     | The "Recommended Operating Conditions" section was updated.                                                                 | 1-12         |
|                     | The "Electrical Specifications" section was updated.                                                                        | 1-12         |
|                     | The "2.5V LVCMOS2 Electrical Specifications" section was updated.                                                           | 1-13         |
|                     | The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.                                              | 1-23         |
|                     | The "Pin Description" section was updated.                                                                                  | 1-15         |
| v2.0.1              | The "Design Environment" section has been updated.                                                                          | 1-13         |
|                     | The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.                                                  | 1-8          |
|                     | The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.                           | 1-23         |