

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32a-tqg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

- 1. C = Commercial
- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B
- 6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
- 7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	✓	✓	1	Discontinued
Industrial		✓	✓	1	Discontinued
Automotive		✓			
Military		✓	✓		
MIL-STD-883B		✓	✓		

Notes:

- 1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
- 2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

v5.3

Table of Contents

General Description
Introduction 1
SX-A Family Architecture
Other Architectural Features
Programming 1-1
Related Documents 1-1
Pin Description
Detailed Specifications
Operating Conditions
Typical SX-A Standby Current
Electrical Specifications
PCI Compliance for the SX-A Family
Thermal Characteristics 2-1
SX-A Timing Model
Sample Path Calculations
Output Buffer Delays 2-1
AC Test Loads 2-1
Input Buffer Delays
C-Cell Delays 2-1
Cell Timing Characteristics
Timing Characteristics 2-1
Temperature and Voltage Derating Factors
Timing Characteristics
Package Pin Assignments
208-Pin PQFP
100-Pin TQFP
144-Pin TQFP
176-Pin TQFP
329-Pin PBGA 3-1
144-Pin FBGA 3-1
256-Pin FBGA
484-Pin FBGA 3-2
Datasheet Information
List of Changes 4
Datasheet Categories
International Traffic in Arms Regulations (ITAR) and Export Administration

iv v5.3



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22 μ / 0.25 μ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, Actel eX, SX-A, and RTSX-S I/Os.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than $V_{\rm CCI}$ and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and $V_{\rm CCI}$ is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input. Each I/O module has an available power-up resistor of

approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

v5.3 1-7



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

v5.3 1-13

EQ 2-2

Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.




Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

$$I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$$
 $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for $V_{CCI} > V_{OUT} > 3.1V$ for $0V < V_{OUT} < 0.71V$

Table 2-9 • DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		2.25	2.75	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CCI}	$V_{CCI} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CCI}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CCI}	_	V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CCI}$	-10	+10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CCI}	_	V
V_{OL}	Output Low Voltage	I _{OUT} = 1,500 μA		0.1V _{CCI}	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	рF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

v5.3 2-5

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

2-10 v5.3

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

 θ_{IA} = 17.1°C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{\text{JA}}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

 $T_J = 110$ °C

 $T_A = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$

 $\theta_{JC} = 3.2 \, ^{\circ}C/W$

$$P = \frac{Max\ Junction\ Temp - Max.\ Ambient\ Temp}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22\ \text{W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{3.00 \text{ W}} = 13.33^{\circ}\text{C/W}$$

EQ 2-13

2-12 v5.3

Table 2-15 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Networks	1								
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.4		0.5		0.7	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	ny Clock Networks	•								
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		8.0		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		8.0		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

2-20 v5.3

Table 2-18 • A54SX08A Timing Characteristics
(Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-2 S	-2 Speed -1 Speed		Std. Speed		-F Speed			
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
2.5 V LVCMO	S Output Module Timing ^{1,2}	•								
t _{DLH}	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d_{TLH}^3	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ³	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. Delays based on 35 pF loading.
- 2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate $[V/ns] = (0.1*V_{CCI} 0.9*V_{CCI})' (C_{load} * d_{T[LH|HL|HLS]})'$ where C_{load} is the load capacitance driven by the I/O in pF $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

v5.3 2-23

Table 2-24 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} =4.75 V, T_J = 70°C)

		-3 Sp	eed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Networks										•		
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f_{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		8.0		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

2-30 v5.3

Table 2-39 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	oeed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S _l	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2, 3}											
t _{DLH}	Data-to-Pad Low to High		3.9		4.5		5.1		6.0		8.4	ns
t _{DHL}	Data-to-Pad High to Low		3.1		3.6		4.1		4.8		6.7	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		12.7		14.6		16.5		19.4		27.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.5		5.1		6.0		8.4	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.1		3.6		4.1		4.8		6.7	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

2-50 v5.3



	208-Pin PQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function				
71	I/O	I/O	I/O	I/O				
72	I/O	I/O	I/O	I/O				
73	NC	I/O	I/O	I/O				
74	I/O	I/O	I/O	QCLKA				
75	NC	I/O	I/O	I/O				
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O				
77	GND	GND	GND	GND				
78	V_{CCA}	V_{CCA}	V_{CCA}	V_{CCA}				
79	GND	GND	GND	GND				
80	NC	NC	NC	NC				
81	I/O	I/O	I/O	I/O				
82	HCLK	HCLK	HCLK	HCLK				
83	I/O	I/O	I/O	V_{CCI}				
84	I/O	I/O	I/O	QCLKB				
85	NC	I/O	I/O	I/O				
86	I/O	I/O	I/O	I/O				
87	I/O	I/O	I/O	I/O				
88	NC	I/O	I/O	I/O				
89	I/O	I/O	I/O	I/O				
90	I/O	I/O	I/O	I/O				
91	NC	I/O	I/O	I/O				
92	I/O	I/O	I/O	I/O				
93	I/O	I/O	I/O	I/O				
94	NC	I/O	I/O	I/O				
95	I/O	I/O	I/O	I/O				
96	I/O	I/O	I/O	I/O				
97	NC	I/O	I/O	I/O				
98	V_{CCI}	V_{CCI}	V_{CCI}	V_{CCI}				
99	I/O	I/O	I/O	I/O				
100	I/O	I/O	I/O	I/O				
101	I/O	I/O	I/O	I/O				
102	I/O	I/O	I/O	I/O				
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O				
104	I/O	1/0	I/O	I/O				
105	GND	GND	GND	GND				

208-Pin PQFP								
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function				
106	NC	I/O	I/O	I/O				
107	I/O	I/O	I/O	I/O				
108	NC	I/O	I/O	I/O				
109	I/O	I/O	I/O	I/O				
110	I/O	I/O	I/O	I/O				
111	I/O	I/O	I/O	I/O				
112	I/O	I/O	I/O	I/O				
113	I/O	I/O	I/O	I/O				
114	V_{CCA}	V_{CCA}	V_{CCA}	V _{CCA}				
115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}				
116	NC	I/O	I/O	GND				
117	I/O	I/O	I/O	V _{CCA}				
118	I/O	I/O	I/O	I/O				
119	NC	I/O	I/O	I/O				
120	I/O	I/O	I/O	I/O				
121	I/O	I/O	I/O	I/O				
122	NC	I/O	I/O	I/O				
123	I/O	I/O	I/O	I/O				
124	I/O	I/O	I/O	I/O				
125	NC	I/O	I/O	I/O				
126	I/O	I/O	I/O	I/O				
127	I/O	I/O	I/O	I/O				
128	I/O	I/O	I/O	I/O				
129	GND	GND	GND	GND				
130	V_{CCA}	V_{CCA}	V_{CCA}	V _{CCA}				
131	GND	GND	GND	GND				
132	NC	NC	NC	I/O				
133	I/O	I/O	I/O	I/O				
134	I/O	I/O	I/O	I/O				
135	NC	I/O	I/O	I/O				
136	1/0	I/O	I/O	I/O				
137	I/O	I/O	I/O	I/O				
138	NC	1/0	1/0	I/O				
139	I/O	1/0	I/O	I/O				
140	I/O	I/O	I/O	I/O				

v5.3 3-3

	144-Pi	n TQFP	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
75	I/O	1/0	I/O
76	I/O	1/0	I/O
77	I/O	I/O	I/O
78	I/O	1/0	I/O
79	V_{CCA}	V_{CCA}	V_{CCA}
80	V _{CCI}	V _{CCI}	V_{CCI}
81	GND	GND	GND
82	I/O	I/O	I/O
83	I/O	1/0	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	1/0
88	I/O	I/O	1/0
89	V _{CCA}	V_{CCA}	V_{CCA}
90	NC	NC	NC
91	I/O	1/0	I/O
92	I/O	I/O	I/O
93	I/O	1/0	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V _{CCA}	V_{CCA}	V_{CCA}
99	GND	GND	GND
100	I/O	I/O	I/O
101	GND	GND	GND
102	V _{CCI}	V_{CCI}	V _{CCI}
103	I/O	I/O	I/O
104	I/O	1/0	I/O
105	I/O	I/O	I/O
106	I/O	1/0	I/O
107	I/O	1/0	I/O
108	I/O	1/0	I/O
109	GND	GND	GND
110	I/O	1/0	I/O

144-Pin TQFP									
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function						
111	I/O	I/O	I/O						
112	I/O	1/0	I/O						
113	I/O	1/0	I/O						
114	I/O	1/0	1/0						
115	V _{CCI}	V _{CCI}	V _{CCI}						
116	I/O	1/0	1/0						
117	I/O	1/0	1/0						
118	I/O	1/0	1/0						
119	I/O	1/0	1/0						
120	I/O	1/0	1/0						
121	I/O	1/0	1/0						
122	I/O	1/0	1/0						
123	I/O	1/0	1/0						
124	I/O	1/0	1/0						
125	CLKA	CLKA							
126	CLKB	CLKB	CLKB						
127	NC	NC	NC						
128	GND	GND	GND						
129	V_{CCA}	V_{CCA}	V_{CCA}						
130	1/0	1/0	1/0						
131	PRA, I/O	PRA, I/O	PRA, I/O						
132	1/0	1/0	1/0						
133	1/0	1/0	1/0						
134	1/0	1/0	1/0						
135	1/0	1/0	1/0						
136	1/0	1/0	1/0						
137	1/0	1/0	1/0						
138	1/0	1/0	1/0						
139	1/0	1/0	I/O						
140	V _{CCI}	V _{CCI}	V _{CCI}						
141	1/0	1/0	1/0						
142	I/O	1/0	1/0						
143	1/0	1/0	1/0						
144	TCK, I/O	TCK, I/O	TCK, I/O						

3-10 v5.3



SX-A	Family	FPGAs

329-Pin PBGA					
Pin	A54SX32A				
Number	Function				
A1	GND				
A2	GND				
A3	V _{CCI}				
A4	NC				
A5	1/0				
A6	I/O				
A7	V _{CCI}				
A8	NC				
A9	1/0				
A10	1/0				
A11	1/0				
A12	1/0				
A13	CLKB				
A14	I/O				
A15	1/0				
A16	1/0				
A17	I/O				
A18	I/O				
A19	I/O				
A20	I/O				
A21	NC				
A22	V _{CCI}				
A23	GND				
AA1	V _{CCI}				
AA2	1/0				
AA3	GND				
AA4	I/O				
AA5	I/O				
AA6	I/O				
AA7	1/0				
AA8	I/O				
AA9	I/O				
AA10	I/O				
AA11	1/0				
AA12	I/O				
AA13	I/O				
AA14	1/0				

220 Bis	n PBGA
Pin Number	A54SX32A Function
AA15	I/O
AA16	I/O
AA17	I/O
AA18	I/O
AA19	I/O
AA20	TDO, I/O
AA21	V _{CCI}
AA22	1/0
AA23	V _{CCI}
AB1	1/0
AB2	GND
AB3	1/0
AB4	1/0
AB5	1/0
AB6	1/0
AB7	1/0
AB8	I/O
AB9	I/O
AB10	I/O
AB11	PRB, I/O
AB12	I/O
AB13	HCLK
AB14	I/O
AB15	I/O
AB16	1/0
AB17	1/0
AB18	I/O
AB19	VO
AB20	VO
AB21	I/O
AB22	GND
AB23	VO
AC1	GND
AC2	V _{CCI}
AC3	NC
AC4	1/0
AC5	1/0

329-Pin PBGA						
Pin	A54SX32A					
Number	Function					
AC6	1/0					
AC7	1/0					
AC8	I/O					
AC9	V _{CCI}					
AC10	I/O					
AC11	I/O					
AC12	I/O					
AC13	I/O					
AC14	I/O					
AC15	NC					
AC16	I/O					
AC17	I/O					
AC18	I/O					
AC19	I/O					
AC20	I/O					
AC21	NC					
AC22	V _{CCI}					
AC23	GND					
B1	V _{CCI}					
B2	GND					
В3	I/O					
В4	I/O					
B5	I/O					
В6	I/O					
В7	I/O					
B8	I/O					
В9	I/O					
B10	I/O					
B11	I/O					
B12	PRA, I/O					
B13	CLKA					
B14	I/O					
B15	I/O					
B16	I/O					
B17	I/O					
B18	I/O					
B19	I/O					

329-Pin PBGA							
Pin Number	A54SX32A Function						
B20	I/O						
B21	I/O						
B22	GND						
B23	V _{CCI}						
C1	NC						
C2	TDI, I/O						
C3	GND						
C4	I/O						
C5	I/O						
C6	I/O						
C7	I/O						
C8	I/O						
С9	1/0						
C10	1/0						
C11	I/O						
C12	1/0						
C13	I/O						
C14	I/O						
C15	1/0						
C16	1/0						
C17	1/0						
C18	1/0						
C19	1/0						
C20	1/0						
C21	V _{CCI}						
C22	GND						
C23	NC						
D1	1/0						
D2	1/0						
D3	1/0						
D4	TCK, I/O						
D5	1/0						
D6	1/0						
D7	1/0						
D8	1/0						
D9	1/0						
D10	1/0						

v5.3 3-15

256-Pin FBGA								
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function					
A1	GND	GND	GND					
A2	TCK, I/O	TCK, I/O	TCK, I/O					
A3	I/O	1/0	I/O					
A4	I/O	1/0	1/0					
A5	I/O	1/0	I/O					
A6	I/O	1/0	I/O					
Α7	I/O	1/0	1/0					
A8	I/O	1/0	I/O					
A9	CLKB	CLKB	CLKB					
A10	I/O	1/0	I/O					
A11	I/O	1/0	I/O					
A12	NC	1/0	I/O					
A13	I/O	1/0	I/O					
A14	1/0	1/0	I/O					
A15	GND	GND	GND					
A16	GND	GND	GND					
B1	1/0	1/0	I/O					
B2	GND	GND	GND					
В3	1/0	1/0	I/O					
В4	1/0	1/0	I/O					
B5	I/O	1/0	I/O					
В6	NC	I/O	I/O					
В7	1/0	1/0	I/O					
В8	V _{CCA}	V _{CCA}	V_{CCA}					
В9	1/0	1/0	I/O					
B10	1/0	1/0	I/O					
B11	NC	1/0	I/O					
B12	I/O	1/0	I/O					
B13	I/O	I/O	I/O					
B14	I/O	I/O	I/O					
B15	GND	GND	GND					
B16	I/O	I/O	I/O					
C1	I/O	I/O	I/O					
C2	TDI, I/O	TDI, I/O	TDI, I/O					
C3	GND	GND	GND					
C4	I/O	I/O	I/O					
C5	NC	1/0	I/O					

256-Pin FBGA									
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function						
C6	I/O	I/O I/O							
C7	I/O	I/O	I/O						
C8	I/O	I/O	I/O						
С9	CLKA	CLKA	CLKA						
C10	I/O	I/O	1/0						
C11	I/O	I/O	I/O						
C12	I/O	I/O	I/O						
C13	I/O	I/O	I/O						
C14	I/O	I/O	I/O						
C15	I/O	I/O	I/O						
C16	I/O	I/O	I/O						
D1	I/O	I/O	I/O						
D2	I/O	I/O	I/O						
D3	I/O	I/O	I/O						
D4	I/O	I/O	I/O						
D5	I/O	I/O	I/O						
D6	I/O	1/0	1/0						
D7	I/O	1/0	1/0						
D8	PRA, I/O	PRA, I/O	PRA, I/O						
D9	I/O	I/O	QCLKD						
D10	I/O	I/O	I/O						
D11	NC	I/O	I/O						
D12	I/O	I/O	I/O						
D13	I/O	I/O	I/O						
D14	I/O	I/O	I/O						
D15	I/O	I/O	I/O						
D16	I/O	I/O	I/O						
E1	I/O	I/O	I/O						
E2	I/O	I/O	I/O						
E3	I/O	I/O	I/O						
E4	I/O	I/O	I/O						
E5	I/O	I/O	I/O						
E6	I/O	I/O	1/0						
E7	I/O	I/O	QCLKC						
E8	I/O	I/O	1/0						
E9	I/O	I/O	1/0						
E10	I/O	I/O	I/O						

3-22 v5.3

484-Pin FBGA

_	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	242	252	6
A B C D E F G H J K L M N P R T U V W Y	000000000000000000	00000000000000000000	000000000000000000		00000000000000000000	0000	0000	0000	00000	00000 0000000	00000 0000000	00000 0000000	0000	00000 0000000	00000 0000000	00000 0000000	00000 0000000	0000	0000	0000	00000	00000000000000000000	00000000000000000000	000000000000000000		
V	000	000	0	000	000					0	0	0	0	0	0	0	0					000	000	000	o c	
AB AC AD AE AF	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000	000		

Figure 3-8 • 484-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-26 v5.3

484-Pin FBGA								
Pin Number	A54SX32A Function	A54SX72A Function						
K10	GND	GND						
K11	GND	GND						
K12	GND	GND						
K13	GND	GND						
K14	GND	GND						
K15	GND	GND						
K16	GND	GND						
K17	GND	GND						
K22	1/0	I/O						
K23	I/O	I/O						
K24	NC*	NC						
K25	NC*	I/O						
K26	NC*	I/O						
L1	NC*	I/O						
L2	NC*	I/O						
L3	I/O	I/O						
L4	I/O	I/O						
L5	I/O	I/O						
L10	GND	GND						
L11	GND	GND						
L12	GND	GND						
L13	GND	GND						
L14	GND	GND						
L15	GND	GND						
L16	GND	GND						
L17	GND	GND						
L22	I/O	I/O						
L23	I/O	I/O						
L24	I/O	I/O						
L25	I/O	I/O						
L26	I/O	I/O						
M1	NC*	NC						
M2	I/O	I/O						
M3	I/O	I/O						
M4	I/O	I/O						

	484-Pin FBG	Α
Pin Number	A54SX32A Function	A54SX72A Function
M5	I/O	I/O
M10	GND	GND
M11	GND	GND
M12	GND	GND
M13	GND	GND
M14	GND	GND
M15	GND	GND
M16	GND	GND
M17	GND	GND
M22	I/O	I/O
M23	I/O	I/O
M24	I/O	I/O
M25	NC*	I/O
M26	NC*	I/O
N1	I/O	I/O
N2	V _{CCI}	V _{CCI}
N3	I/O	I/O
N4	I/O	I/O
N5	I/O	I/O
N10	GND	GND
N11	GND	GND
N12	GND	GND
N13	GND	GND
N14	GND	GND
N15	GND	GND
N16	GND	GND
N17	GND	GND
N22	V_{CCA}	V_{CCA}
N23	I/O	I/O
N24	I/O	I/O
N25	I/O	I/O
N26	NC*	NC
P1	NC*	I/O
P2	NC*	I/O
P3	I/O	I/O

484-Pin FBGA								
Pin Number	A54SX32A Function	A54SX72A Function						
P4	I/O	I/O						
P5	V_{CCA}	V_{CCA}						
P10	GND	GND						
P11	GND	GND						
P12	GND	GND						
P13	GND	GND						
P14	GND	GND						
P15	GND	GND						
P16	GND	GND						
P17	GND	GND						
P22	I/O	I/O						
P23	I/O	I/O						
P24	V _{CCI}	V _{CCI}						
P25	I/O	I/O						
P26	1/0	I/O						
R1	NC*	I/O						
R2	NC*	I/O						
R3	1/0	I/O						
R4	I/O	I/O						
R5	TRST, I/O	TRST, I/O						
R10	GND	GND						
R11	GND	GND						
R12	GND	GND						
R13	GND	GND						
R14	GND	GND						
R15	GND	GND						
R16	GND	GND						
R17	GND	GND						
R22	I/O	I/O						
R23	I/O	I/O						
R24	1/0 1/0							
R25	NC* I/O							
R26	NC*	1/0						
T1	NC*	I/O						
T2	NC*	I/O						

Note: *These pins must be left floating on the A54SX32A device.

3-30 v5.3

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2 (June 2006)	–3 speed grades have been discontinued.	N/A
	The "SX-A Timing Model" was updated with –2 data.	2-14
v5.1	RoHS information was added to the "Ordering Information".	ii
February 2005	The "Programming" section was updated.	1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device.	i
	The "Thermal Characteristics" section was updated.	2-11
	The "176-Pin TQFP" was updated to add pins 81 to 90.	3-11
	The "484-Pin FBGA" was updated to add pins R4 to Y26	3-26
v4.0	The "Temperature Grade Offering" is new.	1-iii
	The "Speed Grade and Temperature Grade Matrix" is new.	1-iii
	"SX-A Family Architecture" was updated.	1-1
	"Clock Resources" was updated.	1-5
	"User Security" was updated.	1-7
	"Power-Up/Down and Hot Swapping" was updated.	1-7
	"Dedicated Mode" is new	1-9
	Table 1-5 is new.	1-9
	"JTAG Instructions" is new	1-10
	"Design Considerations" was updated.	1-12
	The "Programming" section is new.	1-13
	"Design Environment" was updated.	1-13
	"Pin Description" was updated.	1-15
	Table 2-1 was updated.	2-1
	Table 2-2 was updated.	2-1
	Table 2-3 is new.	2-1
	Table 2-4 is new.	2-1
	Table 2-5 was updated.	2-2
	Table 2-6 was updated.	2-2
	"Power Dissipation" is new.	2-8
	Table 2-11 was updated.	2-9

v5.3 4



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

v5.3 4-3

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200

Fax 650.318.4600

Actel Europe Ltd.

River Court, Meadows Business Park Station Approach, Blackwater Camberley, Surrey GU17 9AB United Kingdom

Phone +44 (0) 1276 609 300 **Fax** +44 (0) 1276 607 540

Actel Japan

EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668 www.jp.actel.com

Actel Hong Kong

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488 www.actel.com.cn