



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	48000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32a-tqg176m

Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

1. C = Commercial
2. I = Industrial
3. A = Automotive
4. M = Military
5. B = MIL-STD-883 Class B
6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	✓	✓	✓	Discontinued
Industrial		✓	✓	✓	Discontinued
Automotive		✓			
Military		✓	✓		
MIL-STD-883B		✓	✓		

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

Table of Contents

General Description

Introduction	1-1
SX-A Family Architecture	1-1
Other Architectural Features	1-7
Programming	1-13
Related Documents	1-14
Pin Description	1-15

Detailed Specifications

Operating Conditions	2-1
Typical SX-A Standby Current	2-1
Electrical Specifications	2-2
PCI Compliance for the SX-A Family	2-3
Thermal Characteristics	2-11
SX-A Timing Model	2-14
Sample Path Calculations	2-14
Output Buffer Delays	2-15
AC Test Loads	2-15
Input Buffer Delays	2-16
C-Cell Delays	2-16
Cell Timing Characteristics	2-16
Timing Characteristics	2-17
Temperature and Voltage Derating Factors	2-17
Timing Characteristics	2-18

Package Pin Assignments

208-Pin PQFP	3-1
100-Pin TQFP	3-5
144-Pin TQFP	3-8
176-Pin TQFP	3-11
329-Pin PBGA	3-14
144-Pin FBGA	3-18
256-Pin FBGA	3-21
484-Pin FBGA	3-26

Datasheet Information

List of Changes	4-1
Datasheet Categories	4-3
International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)	4-3

Logic Module Design

The SX-A family architecture is described as a “sea-of-modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

JTAG Mode	TRST ¹	Security Fuse Programmed	PRA, PRB ²	TDI, TCK, TDO ²
Dedicated	Low	No	User I/O ³	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O ³	User I/O ³
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

Notes:

1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		2.25	2.75	V
V_{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V_{IH}	Input High Voltage		2.0	5.75	V
V_{IL}	Input Low Voltage		-0.5	0.8	V
I_{IH}	Input High Leakage Current ¹	$V_{IN} = 2.7$	-	70	μA
I_{IL}	Input Low Leakage Current ¹	$V_{IN} = 0.5$	-	-70	μA
V_{OH}	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4	-	V
V_{OL}	Output Low Voltage ²	$I_{OUT} = 3 \text{ mA}, 6 \text{ mA}$	-	0.55	V
C_{IN}	Input Pin Capacitance ³		-	10	pF
C_{CLK}	CLK Pin Capacitance		5	12	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Table 2-14 • A54SX08A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	
t_{INYH}	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.1	1.5	ns
t_{INYH}	Input Data Pad to Y High 5 V TTL	0.5	0.6	0.7	0.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V TTL	0.8	0.9	1.1	1.5	ns
Input Module Predicted Routing Delays²						
t_{IRD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.6	ns
t_{IRD2}	FO = 2 Routing Delay	0.5	0.5	0.6	0.8	ns
t_{IRD3}	FO = 3 Routing Delay	0.6	0.7	0.8	1.1	ns
t_{IRD4}	FO = 4 Routing Delay	0.8	0.9	1	1.4	ns
t_{IRD8}	FO = 8 Routing Delay	1.4	1.5	1.8	2.5	ns
t_{IRD12}	FO = 12 Routing Delay	2	2.2	2.6	3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-18 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
2.5 V LVCMOS Output Module Timing^{1,2}										
t_{DLH}	Data-to-Pad Low to High	3.9	4.4	5.2	7.2	ns				
t_{DHL}	Data-to-Pad High to Low	3.0	3.4	3.9	5.5	ns				
t_{DHLS}	Data-to-Pad High to Low—low slew	13.3	15.1	17.7	24.8	ns				
t_{ENZL}	Enable-to-Pad, Z to L	2.8	3.2	3.7	5.2	ns				
t_{ENZLS}	Data-to-Pad, Z to L—low slew	13.7	15.5	18.2	25.5	ns				
t_{ENZH}	Enable-to-Pad, Z to H	3.9	4.4	5.2	7.2	ns				
t_{ENLZ}	Enable-to-Pad, L to Z	2.5	2.8	3.3	4.7	ns				
t_{ENHZ}	Enable-to-Pad, H to Z	3.0	3.4	3.9	5.5	ns				
d_{TLH}^3	Delta Low to High	0.037	0.043	0.051	0.071	ns/pF				
d_{THL}^3	Delta High to Low	0.017	0.023	0.023	0.037	ns/pF				
d_{THLS}^3	Delta High to Low—low slew	0.06	0.071	0.086	0.117	ns/pF				

Note:

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-20 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed		-1 Speed		Std. Speed	-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	
5 V PCI Output Module Timing¹									
t_{DLH}	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.6	5.9	ns
t_{DHL}	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
t_{ENZL}	Enable-to-Pad, Z to L	1.5	1.7	2.0	2.2	2.8	3.2	3.8	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.5	3.9	4.6	5.0	5.9	6.4	7.0	ns
t_{ENHZ}	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
d_{TLH}^2	Delta Low to High	0.016	0.02	0.022	0.025	0.032	0.035	0.042	ns/pF
d_{THL}^2	Delta High to Low	0.03	0.032	0.04	0.045	0.052	0.055	0.062	ns/pF
5 V TTL Output Module Timing³									
t_{DLH}	Data-to-Pad Low to High	2.4	2.8	3.2	3.6	4.2	4.5	5.0	ns
t_{DHL}	Data-to-Pad High to Low	3.2	3.6	4.2	4.6	5.2	5.9	6.4	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	7.6	8.6	10.1	11.0	14.2	15.4	17.0	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.4	2.7	3.2	3.5	4.5	4.8	5.2	ns
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	8.4	9.5	11.0	12.0	15.4	16.5	18.0	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.4	2.8	3.2	3.6	4.5	4.8	5.2	ns
t_{ENLZ}	Enable-to-Pad, L to Z	4.2	4.7	5.6	6.0	7.8	8.2	8.8	ns
t_{ENHZ}	Enable-to-Pad, H to Z	3.2	3.6	4.2	4.6	5.9	6.2	6.8	ns
d_{TLH}	Delta Low to High	0.017	0.017	0.023	0.023	0.031	0.031	0.035	ns/pF
d_{THL}	Delta High to Low	0.029	0.031	0.037	0.037	0.051	0.051	0.055	ns/pF
d_{THLS}	Delta High to Low—low slew	0.046	0.057	0.066	0.070	0.089	0.092	0.100	ns/pF

Notes:

1. Delays based on 50 pF loading.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[HL|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[HL|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-23 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.3	1.5	2.2	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
t_{HCKSW}	Maximum Skew	0.3	0.3	0.4	0.4	0.6	ns
t_{HP}	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
f_{HMAX}	Maximum Frequency	357	294	263	227	167	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.5	2.1	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.4	1.7	2.3	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.7	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
t_{RCKSW}	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
t_{RCKSW}	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
t_{RCKSW}	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

Note: *All -3 speed grades have been discontinued.

Table 2-27 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
5 V PCI Output Module Timing²							
t_{DLH}	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
t_{DHL}	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
t_{ENZL}	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.2	2.5	2.8	3.3	4.6	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
d_{TLH}^3	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
d_{THL}^3	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
5 V TTL Output Module Timing⁴							
t_{DLH}	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
t_{DHL}	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	6.7	7.7	8.7	10.2	14.3	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
t_{ENZH}	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
d_{TLH}^3	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
d_{THL}^3	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
d_{THLS}^3	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹		-2 Speed		-1 Speed		Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
C-Cell Propagation Delays²										
t_{PD}	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns			
Predicted Routing Delays³										
t_{DC}	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	ns		
t_{FC}	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.4	0.6	ns		
t_{RD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.5	0.6	ns		
t_{RD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.6	0.8	ns		
t_{RD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	0.8	1.1	ns		
t_{RD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.0	1.4	ns		
t_{RD8}	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	1.8	2.5	ns		
t_{RD12}	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	2.6	3.6	ns		
R-Cell Timing										
t_{RCO}	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns			
t_{CLR}	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns			
t_{PRESET}	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns			
t_{SUD}	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns			
t_{HD}	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns			
t_{WASYN}	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns			
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns			
t_{HASYN}	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns			
t_{MPW}	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns			
Input Module Propagation Delays										
t_{INYH}	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns			
t_{INYL}	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns			
t_{INYH}	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns			
t_{INYL}	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns			
t_{INYH}	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns			
t_{INYL}	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns			

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-28 • A54SX32A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
t_{INYH}	Input Data Pad to Y High 5 V PCI	0.7	0.8	0.9	1.0	1.4	ns
t_{INYL}	Input Data Pad to Y Low 5 V PCI	0.9	1.1	1.2	1.4	1.9	ns
t_{INYH}	Input Data Pad to Y High 5 V TTL	0.9	1.1	1.2	1.4	1.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V TTL	1.4	1.6	1.8	2.1	2.9	ns
Input Module Predicted Routing Delays³							
t_{IRD1}	FO = 1 Routing Delay	0.3	0.3	0.3	0.4	0.6	ns
t_{IRD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
t_{IRD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
t_{IRD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1	1.4	ns
t_{IRD8}	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	2.5	ns
t_{IRD12}	FO = 12 Routing Delay	1.7	2	2.2	2.6	3.6	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-35 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹		-2 Speed		-1 Speed		Std. Speed	-F Speed	Units	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
C-Cell Propagation Delays²											
t_{PD}	Internal Array Module	1.0		1.1		1.3		1.5		2.0	ns
Predicted Routing Delays³											
t_{DC}	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns	
t_{FC}	FO = 1 Routing Delay, Fast Connect	0.3		0.3		0.3		0.4		0.6	ns
t_{RD1}	FO = 1 Routing Delay	0.3		0.3		0.4		0.5		0.7	ns
t_{RD2}	FO = 2 Routing Delay	0.4		0.5		0.6		0.7		1	ns
t_{RD3}	FO = 3 Routing Delay	0.5		0.7		0.8		0.9		1.3	ns
t_{RD4}	FO = 4 Routing Delay	0.7		0.9		1		1.1		1.5	ns
t_{RD8}	FO = 8 Routing Delay	1.2		1.5		1.7		2.1		2.9	ns
t_{RD12}	FO = 12 Routing Delay	1.7		2.2		2.5		3		4.2	ns
R-Cell Timing											
t_{RCO}	Sequential Clock-to-Q	0.7		0.8		0.9		1.1		1.5	ns
t_{CLR}	Asynchronous Clear-to-Q	0.6		0.7		0.7		0.9		1.2	ns
t_{PRESET}	Asynchronous Preset-to-Q	0.7		0.8		0.8		1.0		1.4	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t_{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0	ns
t_{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7	ns
t_{HASYN}	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6	ns
t_{MPW}	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2	ns
Input Module Propagation Delays											
t_{INYH}	Input Data Pad to Y High 2.5 V LVC MOS	0.6		0.7		0.8		0.9		1.3	ns
t_{INYL}	Input Data Pad to Y Low 2.5 V LVC MOS	0.8		1.0		1.1		1.3		1.7	ns
t_{INYH}	Input Data Pad to Y High 3.3 V PCI	0.6		0.7		0.7		0.9		1.2	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V PCI	0.7		0.8		0.9		1.0		1.4	ns
t_{INYH}	Input Data Pad to Y High 3.3 V LV TTL	0.7		0.7		0.8		1.0		1.4	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V LV TTL	1.0		1.2		1.3		1.5		2.1	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

100-TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	TMS	TMS	TMS
8	V _{CCI}	V _{CCI}	V _{CCI}
9	GND	GND	GND
10	I/O	I/O	I/O
11	I/O	I/O	I/O
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	TRST, I/O	TRST, I/O	TRST, I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	V _{CCI}	V _{CCI}	V _{CCI}
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	PRB, I/O	PRB, I/O	PRB, I/O
35	V _{CCA}	V _{CCA}	V _{CCA}

100-TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
36	GND	GND	GND
37	NC	NC	NC
38	I/O	I/O	I/O
39	HCLK	HCLK	HCLK
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V _{CCI}	V _{CCI}	V _{CCI}
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	TDO, I/O	TDO, I/O	TDO, I/O
50	I/O	I/O	I/O
51	GND	GND	GND
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	I/O	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	V _{CCA}	V _{CCA}	V _{CCA}
58	V _{CCI}	V _{CCI}	V _{CCI}
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	V _{CCA}	V _{CCA}	V _{CCA}
68	GND	GND	GND
69	GND	GND	GND
70	I/O	I/O	I/O

144-Pin TQFP




Figure 3-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	V _{CCA}	V _{CCA}	V _{CCA}
80	V _{CCI}	V _{CCI}	V _{CCI}
81	GND	GND	GND
82	I/O	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	V _{CCA}	V _{CCA}	V _{CCA}
90	NC	NC	NC
91	I/O	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V _{CCA}	V _{CCA}	V _{CCA}
99	GND	GND	GND
100	I/O	I/O	I/O
101	GND	GND	GND
102	V _{CCI}	V _{CCI}	V _{CCI}
103	I/O	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	I/O
107	I/O	I/O	I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	I/O	I/O	I/O

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	I/O	I/O
115	V _{CCI}	V _{CCI}	V _{CCI}
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	I/O
125	CLKA	CLKA	CLKA
126	CLKB	CLKB	CLKB
127	NC	NC	NC
128	GND	GND	GND
129	V _{CCA}	V _{CCA}	V _{CCA}
130	I/O	I/O	I/O
131	PRA, I/O	PRA, I/O	PRA, I/O
132	I/O	I/O	I/O
133	I/O	I/O	I/O
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	I/O	I/O	I/O
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V _{CCI}	V _{CCI}	V _{CCI}
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	TCK, I/O	TCK, I/O	TCK, I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	CLKA
153	CLKB
154	NC
155	GND
156	V _{CCA}
157	PRA, I/O
158	I/O
159	I/O
160	I/O
161	I/O
162	I/O
163	I/O
164	I/O
165	I/O
166	I/O
167	I/O
168	I/O
169	V _{CCI}
170	I/O
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	TCK, I/O

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.