



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 6036 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 360 |
| Number of Gates | 108000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FPBGA (27X27) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-1fg484 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Description

Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22 μm / 0.25 μm CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements



Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

| | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|--|----------|----------|----------|----------|
| Routed Clocks (CLKA, CLKB) | 2 | 2 | 2 | 2 |
| Hardwired Clocks (HCLK) | 1 | 1 | 1 | 1 |
| Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD) | 0 | 0 | 0 | 4 |



Figure 1-7 • SX-A HCLK Clock Buffer



Figure 1-8 • SX-A Routed Clock Buffer



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using $0.22 \,\mu/0.25 \,\mu$ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation* of Security in Actel Antifuse FPGAs application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A input.

Each I/O module has an available power-up resistor of approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.



Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is design management environment. seamlessly а integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Svnplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings

| Symbol | Parameter | Limits | Units |
|------------------|------------------------------|----------------------------------|-------|
| V _{CCI} | DC Supply Voltage for I/Os | -0.3 to +6.0 | V |
| V _{CCA} | DC Supply Voltage for Arrays | -0.3 to +3.0 | V |
| VI | Input Voltage | –0.5 to +5.75 | V |
| V _O | Output Voltage | –0.5 to + V _{CCI} + 0.5 | V |
| T _{STG} | Storage Temperature | –65 to +150 | °C |

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

Table 2-2 Recommended Operating Conditions

| Parameter | Commercial | Industrial | Units |
|---|--------------|--------------|-------|
| Temperature Range | 0 to +70 | –40 to +85 | °C |
| 2.5 V Power Supply Range (V _{CCA} and V _{CCI}) | 2.25 to 2.75 | 2.25 to 2.75 | V |
| 3.3 V Power Supply Range (V _{CCI}) | 3.0 to 3.6 | 3.0 to 3.6 | V |
| 5 V Power Supply Range (V _{CCI}) | 4.75 to 5.25 | 4.75 to 5.25 | V |

Typical SX-A Standby Current

Table 2-3 • Typical Standby Current for SX-A at 25°C with $V_{CCA} = 2.5 V$

| Product | V _{CCI} = 2.5 V | V _{CCI} = 3.3 V | V _{CCI} = 5 V |
|----------|--------------------------|--------------------------|------------------------|
| A54SX08A | 0.8 mA | 1.0 mA | 2.9 mA |
| A54SX16A | 0.8 mA | 1.0 mA | 2.9 mA |
| A54SX32A | 0.9 mA | 1.0 mA | 3.0 mA |
| A54SX72A | 3.6 mA | 3.8 mA | 4.5 mA |

Table 2-4 • Supply Voltages

| V _{CCA} | V _{CCI} * | Maximum Input Tolerance | Maximum Output Drive |
|------------------|--------------------|-------------------------|----------------------|
| 2. 5 V | 2.5 V | 5.75 V | 2.7 V |
| 2.5 V | 3.3 V | 5.75 V | 3.6 V |
| 2.5 V | 5 V | 5.75 V | 5.25 V |

Note: *3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

| | | | Commercial | | Industrial | | |
|----------------------------------|--|----------------------------|----------------------|------|----------------------|------|-------|
| Symbol | Parameter | | Min. | Max. | Min. | Max. | Units |
| V _{OH} | $V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$ | $(I_{OH} = -1 \text{ mA})$ | 0.9 V _{CCI} | | 0.9 V _{CCI} | | V |
| | $V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$ | (I _{OH} = -8 mA) | 2.4 | | 2.4 | | V |
| V _{OL} | $V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$ | (I _{OL} = 1 mA) | | 0.4 | | 0.4 | V |
| | $V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$ | (I _{OL} = 12 mA) | | 0.4 | | 0.4 | V |
| V _{IL} | Input Low Voltage | | | 0.8 | | 0.8 | V |
| V _{IH} | Input High Voltage | | 2.0 | 5.75 | 2.0 | 5.75 | V |
| I _{IL} /I _{IH} | Input Leakage Current, V _{IN} = V _{CCI} or GND | | -10 | 10 | -10 | 10 | μA |
| I _{OZ} | Tristate Output Leakage Current | | -10 | 10 | -10 | 10 | μΑ |
| t _R , t _F | Input Transition Time t _R , t _F | | | 10 | | 10 | ns |
| C _{IO} | I/O Capacitance | | | 10 | | 10 | pF |
| I _{CC} | Standby Current | | | 10 | | 20 | mA |
| IV Curve* | Can be derived from the IBIS model on the web. | | | | | | |

Note: *The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

Table 2-6 • 2.5 V LVCMOS2 Electrical Specifications

| | | | Commercial | | Industrial | | |
|---------------------------------|--|----------------------------|------------|------|------------|------|-------|
| Symbol | Parameter | | Min. | Max. | Min. | Max. | Units |
| V _{OH} | $V_{DD} = MIN,$ | $(I_{OH} = -100 \ \mu A)$ | 2.1 | | 2.1 | | V |
| | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | |
| | $V_{DD} = MIN,$ $V_{I} = V_{UI} \text{ or } V_{U}$ | $(I_{OH} = -1 \text{ mA})$ | 2.0 | | 2.0 | | V |
| | | (l - 2mA) | 17 | | 17 | | V |
| | $V_{DD} = V_{IH}$ or V_{IL} | (I _{OH} =2 IIIA) | 1.7 | | 1.7 | | v |
| V _{OL} | $V_{DD} = MIN,$ | (I _{OL} = 100 μA) | | 0.2 | | 0.2 | V |
| | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | |
| | $V_{DD} = MIN,$ | (I _{OL} = 1 mA) | | 0.4 | | 0.4 | V |
| | $V_{I} = V_{IH} \text{ or } V_{IL}$ | - | | | | | |
| | $V_{DD} = MIN,$ | (I _{OL} = 2 mA) | | 0.7 | | 0.7 | V |
| | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | |
| V _{IL} | Input Low Voltage, $V_{OUT} \le V_{VOL(max)}$ | | -0.3 | 0.7 | -0.3 | 0.7 | V |
| V _{IH} | Input High Voltage, $V_{OUT} \ge V_{VOH(min)}$ | | 1.7 | 5.75 | 1.7 | 5.75 | V |
| $I_{\rm IL}/I_{\rm IH}$ | Input Leakage Current, V _{IN} = V _{CCI} or GND | | -10 | 10 | -10 | 10 | μΑ |
| I _{OZ} | Tristate Output Leakage Current, $V_{OUT} = V_{CCI}$ or GND | | -10 | 10 | -10 | 10 | μΑ |
| t _R , t _F | Input Transition Time t _R , t _F | | | 10 | | 10 | ns |
| C _{IO} | I/O Capacitance | | | 10 | | 10 | pF |
| I _{CC} | Standby Current | | | 10 | | 20 | mA |
| IV Curve* | Can be derived from the IBIS model on the web. | | | | | | |

Note: *The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.



PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|------------------|---|-------------------------------|------|------|-------|
| V _{CCA} | Supply Voltage for Array | | 2.25 | 2.75 | V |
| V _{CCI} | Supply Voltage for I/Os | | 4.75 | 5.25 | V |
| V _{IH} | Input High Voltage | | 2.0 | 5.75 | V |
| V _{IL} | Input Low Voltage | | -0.5 | 0.8 | V |
| I _{IH} | Input High Leakage Current ¹ | V _{IN} = 2.7 | - | 70 | μΑ |
| IIL | Input Low Leakage Current ¹ | V _{IN} = 0.5 | - | -70 | μΑ |
| V _{OH} | Output High Voltage | I _{OUT} = -2 mA | 2.4 | - | V |
| V _{OL} | Output Low Voltage ² | I _{OUT} = 3 mA, 6 mA | - | 0.55 | V |
| C _{IN} | Input Pin Capacitance ³ | | - | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | pF |

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).



Where:

- C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF
- C_{EQSM} = Equivalent capacitance of sequential modules (R-Cells) in pF
- C_{EQI} = Equivalent capacitance of input buffers in pF
- C_{EQO} = Equivalent capacitance of output buffers in pF
- C_{EQCR} = Equivalent capacitance of CLKA/B in pF
- C_{EQHV} = Variable capacitance of HCLK in pF
- C_{EQHF} = Fixed capacitance of HCLK in pF
 - C_{L =} Output lead capacitance in pF
 - f_m = Average logic module switching rate in MHz
 - $f_n =$ Average input buffer switching rate in MHz
 - f_p = Average output buffer switching rate in MHz
 - $f_{a1} =$ Average CLKA rate in MHz
 - $f_{\alpha 2}$ = Average CLKB rate in MHz
 - f_{s1} = Average HCLK rate in MHz
 - m = Number of logic modules switching at fm
 - n = Number of input buffers switching at fn
 - p = Number of output buffers switching at fp
 - q₁ = Number of clock loads on CLKA
 - q₂ = Number of clock loads on CLKB
 - $r_1 =$ Fixed capacitance due to CLKA
 - r₂ = Fixed capacitance due to CLKB
 - s1 = Number of clock loads on HCLK
 - x = Number of I/Os at logic low
 - y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

| | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
|---|----------|----------|-----------|-----------|
| Combinatorial modules (C _{EQCM}) | 1.70 pF | 2.00 pF | 2.00 pF | 1.80 pF |
| Sequential modules (C _{EQCM}) | 1.50 pF | 1.50 pF | 1.30 pF | 1.50 pF |
| Input buffers (C _{EQI}) | 1.30 pF | 1.30 pF | 1.30 pF | 1.30 pF |
| Output buffers (C _{EQO}) | 7.40 pF | 7.40 pF | 7.40 pF | 7.40 pF |
| Routed array clocks (C _{EQCR}) | 1.05 pF | 1.05 pF | 1.05 pF | 1.05 pF |
| Dedicated array clocks – variable (C _{EQHV}) | 0.85 pF | 0.85 pF | 0.85 pF | 0.85 pF |
| Dedicated array clocks – fixed (C_{EQHF}) | 30.00 pF | 55.00 pF | 110.00 pF | 240.00 pF |
| Routed array clock A (r ₁) | 35.00 pF | 50.00 pF | 90.00 pF | 310.00 pF |

Input Buffer Delays



t INY **C-Cell Delays**



Figure 2-6 • Input Buffer Delays

GND

Figure 2-7 • C-Cell Delays

Cell Timing Characteristics

t_{INY}



Figure 2-8 • Flip-Flops

Table 2-17 • A54SX08A Timing Characteristics

| (Worst-Case Commercial Condition | s V _{CCA} = 2.25 V, V _{CCI} = | = 4.75 V, T _J = 70°C) |
|----------------------------------|---|----------------------------------|
|----------------------------------|---|----------------------------------|

| | | -2 S | peed | -1 S | peed | Std. | Speed | –F S | peed | |
|--------------------|---|------|------|------|------|------|-------|------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated (H | lardwired) Array Clock Networks | | | | | | | | | |
| t _{НСКН} | Input Low to High (Pad to R-cell Input) | | 1.2 | | 1.3 | | 1.5 | | 2.3 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.0 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.5 | | 0.8 | ns |
| t _{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | | 5.8 | | ns |
| f _{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 | | 172 | MHz |
| Routed Arra | y Clock Networks | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.5 | | 1.7 | | 2.0 | | 2.7 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 1.5 | | 1.7 | | 2.0 | | 2.7 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 1.6 | | 1.8 | | 2.1 | | 2.9 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RPVVL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 0.8 | | 1.0 | | 1.1 | | 1.5 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 0.9 | | 1.0 | | 1.2 | | 1.7 | ns |

Table 2-18 A54SX08A Timing Characteristics

| | | -2 S | peed | -1 S | peed | Std. 9 | 5peed | –F S | peed | |
|--------------------------------|---------------------------------------|------|-------|------|-------|--------|-------|------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 2.5 V LVCM0 | S Output Module Timing ^{1,2} | • | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | | 3.9 | | 4.4 | | 5.2 | | 7.2 | ns |
| t _{DHL} | Data-to-Pad High to Low | | 3.0 | | 3.4 | | 3.9 | | 5.5 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | | 13.3 | | 15.1 | | 17.7 | | 24.8 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | | 2.8 | | 3.2 | | 3.7 | | 5.2 | ns |
| t _{ENZLS} | Data-to-Pad, Z to L—low slew | | 13.7 | | 15.5 | | 18.2 | | 25.5 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | | 3.9 | | 4.4 | | 5.2 | | 7.2 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | | 2.5 | | 2.8 | | 3.3 | | 4.7 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | | 3.0 | | 3.4 | | 3.9 | | 5.5 | ns |
| d _{TLH} ³ | Delta Low to High | | 0.037 | | 0.043 | | 0.051 | | 0.071 | ns/pF |
| d _{THL} ³ | Delta High to Low | | 0.017 | | 0.023 | | 0.023 | | 0.037 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | | 0.06 | | 0.071 | | 0.086 | | 0.117 | ns/pF |

Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-27 A54SX16A Timing Characteristics

| | | -3 Speed ¹ | -2 S | peed | –1 Sp | eed | Std. 9 | Speed | –F S | peed | |
|--------------------------------|----------------------------------|-----------------------|------|-------|-------|-------|--------|-------|------|-------|-------|
| Parameter | Description | Min. Max | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 5 V PCI Out | put Module Timing ² | | | | | | | | | | |
| t _{DLH} | Data-to-Pad Low to High | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.6 | ns |
| t _{DHL} | Data-to-Pad High to Low | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.9 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.6 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 3.0 | | 3.5 | | 3.9 | | 4.6 | | 6.4 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.9 | ns |
| d _{TLH} ³ | Delta Low to High | 0.016 | | 0.016 | | 0.02 | | 0.022 | | 0.032 | ns/pF |
| d _{THL} ³ | Delta High to Low | 0.026 | | 0.03 | | 0.032 | | 0.04 | | 0.052 | ns/pF |
| 5 V TTL Out | put Module Timing ⁴ | | | | | | | | - | | |
| t _{DLH} | Data-to-Pad Low to High | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.6 | ns |
| t _{DHL} | Data-to-Pad High to Low | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.9 | ns |
| t _{DHLS} | Data-to-Pad High to Low—low slew | 6.7 | | 7.7 | | 8.7 | | 10.2 | | 14.3 | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.7 | | 3.2 | | 4.5 | ns |
| t _{ENZLS} | Enable-to-Pad, Z to L—low slew | 7.4 | | 8.4 | | 9.5 | | 11.0 | | 15.4 | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 1.9 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 3.6 | | 4.2 | | 4.7 | | 5.6 | | 7.8 | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.5 | | 2.9 | | 3.3 | | 3.9 | | 5.4 | ns |
| d _{TLH} ³ | Delta Low to High | 0.014 | | 0.017 | | 0.017 | | 0.023 | | 0.031 | ns/pF |
| d _{THL} ³ | Delta High to Low | 0.023 | | 0.029 | | 0.031 | | 0.037 | | 0.051 | ns/pF |
| d _{THLS} ³ | Delta High to Low—low slew | 0.043 | | 0.046 | | 0.057 | | 0.066 | | 0.089 | ns/pF |

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-31 A54SX32A Timing Characteristics

| (Worst-Case Commercial Condition | s V _{CCA} = 2.25 V, V _{CCI} : | = 4.75 V, T _J = 70°C) |
|----------------------------------|---|----------------------------------|
|----------------------------------|---|----------------------------------|

| | | -3 Sp | beed* | -2 S | peed | -1 S | peed | Std. | Speed | -F S | peed | |
|--------------------|---|-------|-------|------|------|------|------|------|-------|------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| Dedicated | (Hardwired) Array Clock Netwo | rks | | | | | | | | | | |
| t _{HCKH} | Input Low to High (Pad to R-cell Input) | | 1.7 | | 1.9 | | 2.2 | | 2.6 | | 4.0 | ns |
| t _{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.7 | | 2.0 | | 2.2 | | 2.6 | | 4.0 | ns |
| t _{HPWH} | Minimum Pulse Width High | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HPWL} | Minimum Pulse Width Low | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{HCKSW} | Maximum Skew | | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.3 | ns |
| t _{HP} | Minimum Period | 2.8 | | 3.2 | | 3.6 | | 4.2 | | 5.8 | | ns |
| f _{HMAX} | Maximum Frequency | | 357 | | 313 | | 278 | | 238 | | 172 | MHz |
| Routed Arr | ay Clock Networks | | | | | | | | | | | |
| t _{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.7 | ns |
| t _{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 2.1 | | 2.5 | | 2.8 | | 3.3 | | 4.5 | ns |
| t _{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | | 2.4 | | 2.7 | | 3.1 | | 3.6 | | 5.1 | ns |
| t _{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 2.2 | | 2.6 | | 2.9 | | 3.4 | | 4.7 | ns |
| t _{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | | 2.5 | | 2.8 | | 3.2 | | 3.8 | | 5.3 | ns |
| t _{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 2.4 | | 2.8 | | 3.1 | | 3.7 | | 5.2 | ns |
| t _{RPWH} | Minimum Pulse Width High | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RPWL} | Minimum Pulse Width Low | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | | ns |
| t _{RCKSW} | Maximum Skew (Light Load) | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{RCKSW} | Maximum Skew (50% Load) | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{RCKSW} | Maximum Skew (100% Load) | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |

Note: *All –3 speed grades have been discontinued.

| 208-Pin PQFP | | | | | 208-Pin PQFP | | | | | | |
|---------------|----------------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|----------------------|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | | |
| 1 | GND | GND | GND | GND | 36 | I/O | I/O | I/O | I/O | | |
| 2 | TDI, I/O | tdi, I/o | tdi, I/o | tdi, I/o | 37 | I/O | I/O | I/O | I/O | | |
| 3 | I/O | I/O | I/O | I/O | 38 | I/O | I/O | I/O | I/O | | |
| 4 | NC | I/O | I/O | I/O | 39 | NC | I/O | I/O | I/O | | |
| 5 | I/O | I/O | I/O | I/O | 40 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 6 | NC | I/O | I/O | I/O | 41 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 7 | I/O | I/O | I/O | I/O | 42 | I/O | I/O | I/O | I/O | | |
| 8 | I/O | I/O | I/O | I/O | 43 | I/O | I/O | I/O | I/O | | |
| 9 | I/O | I/O | I/O | I/O | 44 | I/O | I/O | I/O | I/O | | |
| 10 | I/O | I/O | I/O | I/O | 45 | I/O | I/O | I/O | I/O | | |
| 11 | TMS | TMS | TMS | TMS | 46 | I/O | I/O | I/O | I/O | | |
| 12 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | 47 | I/O | I/O | I/O | I/O | | |
| 13 | I/O | I/O | I/O | I/O | 48 | NC | I/O | I/O | I/O | | |
| 14 | NC | I/O | I/O | I/O | 49 | I/O | I/O | I/O | I/O | | |
| 15 | I/O | I/O | I/O | I/O | 50 | NC | I/O | I/O | I/O | | |
| 16 | I/O | I/O | I/O | I/O | 51 | I/O | I/O | I/O | I/O | | |
| 17 | NC | I/O | I/O | I/O | 52 | GND | GND | GND | GND | | |
| 18 | I/O | I/O | I/O | GND | 53 | I/O | I/O | I/O | I/O | | |
| 19 | I/O | I/O | I/O | V _{CCA} | 54 | I/O | I/O | I/O | I/O | | |
| 20 | NC | I/O | I/O | I/O | 55 | I/O | I/O | I/O | I/O | | |
| 21 | I/O | I/O | I/O | I/O | 56 | I/O | I/O | I/O | I/O | | |
| 22 | I/O | I/O | I/O | I/O | 57 | I/O | I/O | I/O | I/O | | |
| 23 | NC | I/O | I/O | I/O | 58 | I/O | I/O | I/O | I/O | | |
| 24 | I/O | I/O | I/O | I/O | 59 | I/O | I/O | I/O | I/O | | |
| 25 | NC | NC | NC | I/O | 60 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 26 | GND | GND | GND | GND | 61 | NC | I/O | I/O | I/O | | |
| 27 | V _{CCA} | V_{CCA} | V_{CCA} | V _{CCA} | 62 | I/O | I/O | I/O | I/O | | |
| 28 | GND | GND | GND | GND | 63 | I/O | I/O | I/O | I/O | | |
| 29 | I/O | I/O | I/O | I/O | 64 | NC | I/O | I/O | I/O | | |
| 30 | trst, I/O | TRST, I/O | TRST, I/O | trst, I/O | 65 | I/O | I/O | NC | I/O | | |
| 31 | NC | I/O | I/O | I/O | 66 | I/O | I/O | I/O | I/O | | |
| 32 | I/O | I/O | I/O | I/O | 67 | NC | I/O | I/O | I/O | | |
| 33 | I/O | I/O | I/O | I/O | 68 | I/O | I/O | I/O | I/O | | |
| 34 | I/O | I/O | I/O | I/O | 69 | I/O | I/O | I/O | I/O | | |
| 35 | NC | I/O | I/O | I/O | 70 | NC | I/O | I/O | I/O | | |

| 208-Pin PQFP | | | | | 208-Pin PQFP | | | | | | | |
|---------------|----------------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|----------------------|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function | | | |
| 141 | NC | I/O | I/O | I/O | 176 | NC | I/O | I/O | I/O | | | |
| 142 | I/O | I/O | I/O | I/O | 177 | I/O | I/O | I/O | I/O | | | |
| 143 | NC | I/O | I/O | I/O | 178 | I/O | I/O | I/O | QCLKD | | | |
| 144 | I/O | I/O | I/O | I/O | 179 | I/O | I/O | I/O | I/O | | | |
| 145 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | 180 | CLKA | CLKA | CLKA | CLKA | | | |
| 146 | GND | GND | GND | GND | 181 | CLKB | CLKB | CLKB | CLKB | | | |
| 147 | I/O | I/O | I/O | I/O | 182 | NC | NC | NC | NC | | | |
| 148 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | 183 | GND | GND | GND | GND | | | |
| 149 | I/O | I/O | I/O | I/O | 184 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 150 | I/O | I/O | I/O | I/O | 185 | GND | GND | GND | GND | | | |
| 151 | I/O | I/O | I/O | I/O | 186 | PRA, I/O | PRA, I/O | PRA, I/O | PRA, I/O | | | |
| 152 | I/O | I/O | I/O | I/O | 187 | I/O | I/O | I/O | V _{CCI} | | | |
| 153 | I/O | I/O | I/O | I/O | 188 | I/O | I/O | I/O | I/O | | | |
| 154 | I/O | I/O | I/O | I/O | 189 | NC | I/O | I/O | I/O | | | |
| 155 | NC | I/O | I/O | I/O | 190 | I/O | I/O | I/O | QCLKC | | | |
| 156 | NC | I/O | I/O | I/O | 191 | I/O | I/O | I/O | I/O | | | |
| 157 | GND | GND | GND | GND | 192 | NC | I/O | I/O | I/O | | | |
| 158 | I/O | I/O | I/O | I/O | 193 | I/O | I/O | I/O | I/O | | | |
| 159 | I/O | I/O | I/O | I/O | 194 | I/O | I/O | I/O | I/O | | | |
| 160 | I/O | I/O | I/O | I/O | 195 | NC | I/O | I/O | I/O | | | |
| 161 | I/O | I/O | I/O | I/O | 196 | I/O | I/O | I/O | I/O | | | |
| 162 | I/O | I/O | I/O | I/O | 197 | I/O | I/O | I/O | I/O | | | |
| 163 | I/O | I/O | I/O | I/O | 198 | NC | I/O | I/O | I/O | | | |
| 164 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | 199 | I/O | I/O | I/O | I/O | | | |
| 165 | I/O | I/O | I/O | I/O | 200 | I/O | I/O | I/O | I/O | | | |
| 166 | I/O | I/O | I/O | I/O | 201 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 167 | NC | I/O | I/O | I/O | 202 | NC | I/O | I/O | I/O | | | |
| 168 | I/O | I/O | I/O | I/O | 203 | NC | I/O | I/O | I/O | | | |
| 169 | I/O | I/O | I/O | I/O | 204 | I/O | I/O | I/O | I/O | | | |
| 170 | NC | I/O | I/O | I/O | 205 | NC | I/O | I/O | I/O | | | |
| 171 | I/O | I/O | I/O | I/O | 206 | I/O | I/O | I/O | I/O | | | |
| 172 | I/O | I/O | I/O | I/O | 207 | I/O | I/O | I/O | I/O | | | |
| 173 | NC | I/O | I/O | I/O | 208 | TCK, I/O | TCK, I/O | TCK, I/O | TCK, I/O | | | |
| 174 | I/O | I/O | I/O | I/O | | - | | | - | | | |
| 175 | I/O | I/O | I/O | I/O | | | | | | | | |

| 100-TQFP | | | | 100-TQFP | | | | | | |
|------------|----------------------|----------------------|----------------------|------------|----------------------|----------------------|----------------------|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | | | |
| 1 | GND | GND | GND | 36 | GND | GND | GND | | | |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | 37 | NC | NC | NC | | | |
| 3 | I/O | I/O | I/O | 38 | I/O | I/O | I/O | | | |
| 4 | I/O | I/O | I/O | 39 | HCLK | HCLK | HCLK | | | |
| 5 | I/O | I/O | I/O | 40 | I/O | I/O | I/O | | | |
| 6 | I/O | I/O | I/O | 41 | I/O | I/O | I/O | | | |
| 7 | TMS | TMS | TMS | 42 | I/O | I/O | I/O | | | |
| 8 | V _{CCI} | V _{CCI} | V _{CCI} | 43 | I/O | I/O | I/O | | | |
| 9 | GND | GND | GND | 44 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 10 | I/O | I/O | I/O | 45 | I/O | I/O | I/O | | | |
| 11 | I/O | I/O | I/O | 46 | I/O | I/O | I/O | | | |
| 12 | I/O | I/O | I/O | 47 | I/O | I/O | I/O | | | |
| 13 | I/O | I/O | I/O | 48 | I/O | I/O | I/O | | | |
| 14 | I/O | I/O | I/O | 49 | TDO, I/O | TDO, I/O | TDO, I/O | | | |
| 15 | I/O | I/O | I/O | 50 | I/O | I/O | I/O | | | |
| 16 | TRST, I/O | trst, I/O | trst, I/O | 51 | GND | GND | GND | | | |
| 17 | I/O | I/O | I/O | 52 | I/O | I/O | I/O | | | |
| 18 | I/O | I/O | I/O | 53 | I/O | I/O | I/O | | | |
| 19 | I/O | I/O | I/O | 54 | I/O | I/O | I/O | | | |
| 20 | V _{CCI} | V _{CCI} | V _{CCI} | 55 | I/O | I/O | I/O | | | |
| 21 | I/O | I/O | I/O | 56 | I/O | I/O | I/O | | | |
| 22 | I/O | I/O | I/O | 57 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 23 | I/O | I/O | I/O | 58 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 24 | I/O | I/O | I/O | 59 | I/O | I/O | I/O | | | |
| 25 | I/O | I/O | I/O | 60 | I/O | I/O | I/O | | | |
| 26 | I/O | I/O | I/O | 61 | I/O | I/O | I/O | | | |
| 27 | I/O | I/O | I/O | 62 | I/O | I/O | I/O | | | |
| 28 | I/O | I/O | I/O | 63 | I/O | I/O | I/O | | | |
| 29 | I/O | I/O | I/O | 64 | I/O | I/O | I/O | | | |
| 30 | I/O | I/O | I/O | 65 | I/O | I/O | I/O | | | |
| 31 | I/O | I/O | I/O | 66 | I/O | I/O | I/O | | | |
| 32 | I/O | I/O | I/O | 67 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 33 | I/O | I/O | I/O | 68 | GND | GND | GND | | | |
| 34 | PRB, I/O | PRB, I/O | PRB, I/O | 69 | GND | GND | GND | | | |
| 35 | V _{CCA} | V _{CCA} | V _{CCA} | 70 | I/O | I/O | I/O | | | |



| | 144-Pi | n TQFP | | 144-Pin TQFP | | | | | | |
|------------|----------------------|----------------------|----------------------|--------------|----------------------|----------------------|----------------------|--|--|--|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | | | |
| 1 | GND | GND | GND | 38 | I/O | I/O | I/O | | | |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | 39 | I/O | I/O | I/O | | | |
| 3 | I/O | I/O | I/O | 40 | I/O | I/O | I/O | | | |
| 4 | I/O | I/O | I/O | 41 | I/O | I/O | I/O | | | |
| 5 | I/O | I/O | I/O | 42 | I/O | I/O | I/O | | | |
| 6 | I/O | I/O | I/O | 43 | I/O | I/O | I/O | | | |
| 7 | I/O | I/O | I/O | 44 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 8 | I/O | I/O | I/O | 45 | I/O | I/O | I/O | | | |
| 9 | TMS | TMS | TMS | 46 | I/O | I/O | I/O | | | |
| 10 | V _{CCI} | V _{CCI} | V _{CCI} | 47 | I/O | I/O | I/O | | | |
| 11 | GND | GND | GND | 48 | I/O | I/O | I/O | | | |
| 12 | I/O | I/O | I/O | 49 | I/O | I/O | I/O | | | |
| 13 | I/O | I/O | I/O | 50 | I/O | I/O | I/O | | | |
| 14 | I/O | I/O | I/O | 51 | I/O | I/O | I/O | | | |
| 15 | I/O | I/O | I/O | 52 | I/O | I/O | I/O | | | |
| 16 | I/O | I/O | I/O | 53 | I/O | I/O | I/O | | | |
| 17 | I/O | I/O | I/O | 54 | PRB, I/O | PRB, I/O | PRB, I/O | | | |
| 18 | I/O | I/O | I/O | 55 | I/O | I/O | I/O | | | |
| 19 | NC | NC | NC | 56 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 20 | V _{CCA} | V _{CCA} | V _{CCA} | 57 | GND | GND | GND | | | |
| 21 | I/O | I/O | I/O | 58 | NC | NC | NC | | | |
| 22 | trst, I/O | trst, I/O | TRST, I/O | 59 | I/O | I/O | I/O | | | |
| 23 | I/O | I/O | I/O | 60 | HCLK | HCLK | HCLK | | | |
| 24 | I/O | I/O | I/O | 61 | I/O | I/O | I/O | | | |
| 25 | I/O | I/O | I/O | 62 | I/O | I/O | I/O | | | |
| 26 | I/O | I/O | I/O | 63 | I/O | I/O | I/O | | | |
| 27 | I/O | I/O | I/O | 64 | I/O | I/O | I/O | | | |
| 28 | GND | GND | GND | 65 | I/O | I/O | I/O | | | |
| 29 | V _{CCI} | V _{CCI} | V _{CCI} | 66 | I/O | I/O | I/O | | | |
| 30 | V _{CCA} | V _{CCA} | V _{CCA} | 67 | I/O | I/O | I/O | | | |
| 31 | I/O | I/O | I/O | 68 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 32 | I/O | I/O | I/O | 69 | I/O | I/O | I/O | | | |
| 33 | I/O | I/O | I/O | 70 | I/O | I/O | I/O | | | |
| 34 | I/O | I/O | I/O | 71 | TDO, I/O | TDO, I/O | TDO, I/O | | | |
| 35 | I/O | I/O | I/O | 72 | I/O | I/O | I/O | | | |
| 36 | GND | GND | GND | 73 | GND | GND | GND | | | |
| 37 | I/O | I/O | I/O | 74 | I/O | I/O | I/O | | | |



176-Pin TQFP



Figure 3-4 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

| | Actel | |
|---------|-------------|--|
| SX-A Fa | amily FPGAs | |

| 484-Pin FBGA | | | | | | | | |
|---------------|----------------------|----------------------|--|--|--|--|--|--|
| Pin Number | A54SX32A Function | A54SX72A Function | | | | | | |
| T3 | I/O | I/O | | | | | | |
| T4 | I/O | I/O | | | | | | |
| T5 | I/O | I/O | | | | | | |
| T10 | GND | GND | | | | | | |
| T11 | GND | GND | | | | | | |
| T12 | GND | GND | | | | | | |
| T13 | GND | GND | | | | | | |
| T14 | GND | GND | | | | | | |
| T15 | GND | GND | | | | | | |
| T16 | GND | GND | | | | | | |
| T17 | GND | GND | | | | | | |
| T22 | I/O | I/O | | | | | | |
| T23 | I/O | I/O | | | | | | |
| T24 | I/O | I/O | | | | | | |
| T25 | NC* | I/O | | | | | | |
| T26 | NC* | I/O | | | | | | |
| U1 | I/O | I/O | | | | | | |
| U2 | V _{CCI} | V _{CCI} | | | | | | |
| U3 | I/O | I/O | | | | | | |
| U4 | I/O | I/O | | | | | | |
| U5 | I/O | I/O | | | | | | |
| U10 | GND | GND | | | | | | |
| U11 | GND | GND | | | | | | |
| U12 | GND | GND | | | | | | |
| U13 | GND | GND | | | | | | |
| U14 | GND | GND | | | | | | |
| U15 | GND | GND | | | | | | |
| U16 | GND | GND | | | | | | |
| U17 | GND | GND | | | | | | |
| U22 | I/O | I/O | | | | | | |
| U23 | I/O | I/O | | | | | | |
| U24 | I/O | I/O | | | | | | |
| U25 | V _{CCI} | V _{CCI} | | | | | | |
| U26 | I/O | I/O | | | | | | |
| V1 | NC* | I/O | | | | | | |

| 484-Pin FBGA | | | |
|---------------|----------------------|----------------------|--|
| Pin Number | A54SX32A Function | A54SX72A Function | |
| V2 | NC* | I/O | |
| V3 | I/O | I/O | |
| V4 | I/O | I/O | |
| V5 | I/O | I/O | |
| V22 | V _{CCA} | V _{CCA} | |
| V23 | I/O | I/O | |
| V24 | I/O | I/O | |
| V25 | NC* | I/O | |
| V26 | NC* | I/O | |
| W1 | I/O | I/O | |
| W2 | I/O | I/O | |
| W3 | I/O | I/O | |
| W4 | I/O | I/O | |
| W5 | I/O | I/O | |
| W22 | I/O | I/O | |
| W23 | V _{CCA} | V _{CCA} | |
| W24 | I/O | I/O | |
| W25 | NC* | I/O | |
| W26 | NC* | I/O | |
| Y1 | NC* | I/O | |
| Y2 | NC* | I/O | |
| Y3 | I/O | I/O | |
| Y4 | I/O | I/O | |
| Y5 | NC* | I/O | |
| Y22 | I/O | I/O | |
| Y23 | I/O | I/O | |
| Y24 | V _{CCI} | V _{CCI} | |
| Y25 | I/O | I/O | |
| Y26 | I/O | I/O | |

Note: *These pins must be left floating on the A54SX32A device.

| Previous Version | Changes in Current Version (v5.3) | Page |
|-------------------------|---|-----------------|
| v4.0 | Table 2-12 was updated. | 2-11 |
| (continued) | The was updated. | 2-14 |
| | The "Sample Path Calculations" were updated. | 2-14 |
| | Table 2-13 was updated. | 2-17 |
| | Table 2-13 was updated. | 2-17 |
| | All timing tables were updated. | 2-18 to 2-52 |
| v3.0 | The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated. | 1-i |
| | The "Ordering Information" section was updated. | 1-ii |
| | The "Temperature Grade Offering" section was updated. | 1-iii |
| | The Figure 1-1 • SX-A Family Interconnect Elements was updated. | 1-1 |
| | The ""Clock Resources" section" was updated | 1-5 |
| | The Table 1-1 • SX-A Clock Resources is new. | 1-5 |
| | The "User Security" section is new. | 1-7 |
| | The "I/O Modules" section was updated. | 1-7 |
| | The Table 1-2 • I/O Features was updated. | 1-8 |
| | The Table 1-3 • I/O Characteristics for All I/O Configurations is new. | 1-8 |
| | The Table 1-4 • Power-Up Time at which I/Os Become Active is new | 1-8 |
| | The Figure 1-12 • Device Selection Wizard is new. | 1-9 |
| | The "Boundary-Scan Pin Configurations and Functions" section is new. | 1-9 |
| | The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new. | 1-11 |
| | The "SX-A Probe Circuit Control Pins" section was updated. | 1-12 |
| | The "Design Considerations" section was updated. | 1-12 |
| | The Figure 1-13 • Probe Setup was updated. | 1-12 |
| | The Design Environment was updated. | 1-13 |
| | The Figure 1-13 • Design Flow is new. | 1-11 |
| | The "Absolute Maximum Ratings*" section was updated. | 1-12 |
| | The "Recommended Operating Conditions" section was updated. | 1-12 |
| | The "Electrical Specifications" section was updated. | 1-12 |
| | The "2.5V LVCMOS2 Electrical Specifications" section was updated. | 1-13 |
| | The "SX-A Timing Model" and "Sample Path Calculations" equations were updated. | 1-23 |
| | The "Pin Description" section was updated. | 1-15 |
| v2.0.1 | The "Design Environment" section has been updated. | 1-13 |
| | The "I/O Modules" section, and Table 1-2 • I/O Features have been updated. | 1-8 |
| | The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers. | 1-23 |