

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	360
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-1fg484i

Design Environment

The SX-A family of FPGAs is fully supported by both Actel Libero® Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw® for Actel from Mentor Graphics®, ModelSim® HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the *Libero IDE* flow diagram for more information (located on the Actel website).

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the SmarGen core generator, which easily creates popular and commonly used logic functions for implementation in your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor is compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor also provides extensive hardware self-testing capability.

The procedure for programming an SX-A device using Silicon Sculptor is as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For detailed information on programming, read the following documents *Programming Antifuse Devices* and *Silicon Sculptor User's Guide*.

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
V_{OH}	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -1 \text{ mA}$)	0.9 V_{CCI}	0.9 V_{CCI}		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -8 \text{ mA}$)	2.4	2.4		V	
V_{OL}	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 1 \text{ mA}$)	0.4	0.4		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 12 \text{ mA}$)	0.4	0.4		V	
V_{IL}	Input Low Voltage		0.8	0.8		V	
V_{IH}	Input High Voltage		2.0	5.75	2.0	5.75	V
I_{IL}/I_{IH}	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	μA
I_{OZ}	Tristate Output Leakage Current		-10	10	-10	10	μA
t_R, t_F	Input Transition Time t_R, t_F		10	10		ns	
C_{IO}	I/O Capacitance		10	10		pF	
I_{CC}	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
V_{OH}	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -100 \mu\text{A}$)	2.1	2.1		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -1 \text{ mA}$)	2.0	2.0		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -2 \text{ mA}$)	1.7	1.7		V	
V_{OL}	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 100 \mu\text{A}$)	0.2	0.2		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 1 \text{ mA}$)	0.4	0.4		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 2 \text{ mA}$)	0.7	0.7		V	
V_{IL}	Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$		-0.3	0.7	-0.3	0.7	V
V_{IH}	Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$		1.7	5.75	1.7	5.75	V
I_{IL}/I_{IH}	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	μA
I_{OZ}	Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$		-10	10	-10	10	μA
t_R, t_F	Input Transition Time t_R, t_F		10	10		ns	
C_{IO}	I/O Capacitance		10	10		pF	
I_{CC}	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Output Buffer Delays




Figure 2-4 • Output Buffer Delays

AC Test Loads




Figure 2-5 • AC Test Loads

Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

Temperature and Voltage Derating Factors

Table 2-13 • Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, $T_J = 70^\circ\text{C}$, $V_{CCA} = 2.25 \text{ V}$)

V_{CCA}	Junction Temperature (T_J)						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Table 2-19 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed		-1 Speed		Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
3.3 V PCI Output Module Timing¹								
t_{DLH}	Data-to-Pad Low to High	2.2	2.4	2.9	4.0	ns		
t_{DHL}	Data-to-Pad High to Low	2.3	2.6	3.1	4.3	ns		
t_{ENZL}	Enable-to-Pad, Z to L	1.7	1.9	2.2	3.1	ns		
t_{ENZH}	Enable-to-Pad, Z to H	2.2	2.4	2.9	4.0	ns		
t_{ENLZ}	Enable-to-Pad, L to Z	2.8	3.2	3.8	5.3	ns		
t_{ENHZ}	Enable-to-Pad, H to Z	2.3	2.6	3.1	4.3	ns		
d_{TLH}^2	Delta Low to High	0.03	0.03	0.04	0.045	ns/pF		
d_{THL}^2	Delta High to Low	0.015	0.015	0.015	0.025	ns/pF		
3.3 V LVTTL Output Module Timing³								
t_{DLH}	Data-to-Pad Low to High	3.0	3.4	4.0	5.6	ns		
t_{DHL}	Data-to-Pad High to Low	3.0	3.3	3.9	5.5	ns		
t_{DHLS}	Data-to-Pad High to Low—low slew	10.4	11.8	13.8	19.3	ns		
t_{ENZL}	Enable-to-Pad, Z to L	2.6	2.9	3.4	4.8	ns		
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	18.9	21.3	25.4	34.9	ns		
t_{ENZH}	Enable-to-Pad, Z to H	3	3.4	4	5.6	ns		
t_{ENLZ}	Enable-to-Pad, L to Z	3.3	3.7	4.4	6.2	ns		
t_{ENHZ}	Enable-to-Pad, H to Z	3	3.3	3.9	5.5	ns		
d_{TLH}^2	Delta Low to High	0.03	0.03	0.04	0.045	ns/pF		
d_{THL}^2	Delta High to Low	0.015	0.015	0.015	0.025	ns/pF		
d_{THLS}^2	Delta High to Low—low slew	0.053	0.067	0.073	0.107	ns/pF		

Notes:

1. Delays based on 10 pF loading and 25 Ω resistance.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[|LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[|LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.

Table 2-27 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
5 V PCI Output Module Timing²							
t_{DLH}	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
t_{DHL}	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
t_{ENZL}	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.2	2.5	2.8	3.3	4.6	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
d_{TLH}^3	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
d_{THL}^3	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
5 V TTL Output Module Timing⁴							
t_{DLH}	Data-to-Pad Low to High	2.2	2.5	2.8	3.3	4.6	ns
t_{DHL}	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	6.7	7.7	8.7	10.2	14.3	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
t_{ENZH}	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
d_{TLH}^3	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
d_{THL}^3	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
d_{THLS}^3	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
C-Cell Propagation Delays²							
t_{PD}	Internal Array Module	0.8	0.9	1.1	1.2	1.7	ns
Predicted Routing Delays³							
t_{DC}	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.3	0.4	0.6	ns
t_{RD1}	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.6	ns
t_{RD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
t_{RD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
t_{RD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
t_{RD8}	FO = 8 Routing Delay	1.2	1.4	1.5	1.8	2.5	ns
t_{RD12}	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns
R-Cell Timing							
t_{RCO}	Sequential Clock-to-Q	0.6	0.7	0.8	0.9	1.3	ns
t_{CLR}	Asynchronous Clear-to-Q	0.5	0.6	0.6	0.8	1.0	ns
t_{PRESET}	Asynchronous Preset-to-Q	0.6	0.7	0.7	0.9	1.2	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.6	0.7	0.8	0.9	1.2	ns
t_{HD}	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns
t_{WASYN}	Asynchronous Pulse Width	1.2	1.4	1.5	1.8	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.3	0.4	0.4	0.5	0.7	ns
t_{HASYN}	Asynchronous Removal Time	0.3	0.3	0.3	0.4	0.6	ns
t_{MPW}	Clock Pulse Width	1.4	1.6	1.8	2.1	2.9	ns
Input Module Propagation Delays							
t_{INYH}	Input Data Pad to Y High 2.5 V LVC MOS	0.6	0.7	0.8	0.9	1.2	ns
t_{INYL}	Input Data Pad to Y Low 2.5 V LVC MOS	1.2	1.3	1.5	1.8	2.5	ns
t_{INYH}	Input Data Pad to Y High 3.3 V PCI	0.5	0.6	0.6	0.7	1.0	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V PCI	0.6	0.7	0.8	0.9	1.3	ns
t_{INYH}	Input Data Pad to Y High 3.3 V LV TTL	0.8	0.9	1.0	1.2	1.6	ns
t_{INYL}	Input Data Pad to Y Low 3.3 V LV TTL	1.4	1.6	1.8	2.2	3.0	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-31 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.7	1.9	2.2	2.6	4.0	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{HCKSW}	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
t_{HP}	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
f_{HMAX}	Maximum Frequency	357	313	278	238	172	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.7	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.5	2.8	3.3	4.5	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.6	2.9	3.4	4.7	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.8	3.2	3.8	5.3	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.8	3.1	3.7	5.2	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{RCKSW}	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
t_{RCKSW}	Maximum Skew (50% Load)	1.0	1.1	1.3	1.5	2.1	ns
t_{RCKSW}	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

Note: *All -3 speed grades have been discontinued.

Table 2-38 • A54SX72A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
t_{QCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.4	ns
t_{QCHKL}	Input High to Low (100% Load) (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.5	ns
t_{QPWH}	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
t_{QPWL}	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
t_{QCKSW}	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
t_{QCKSW}	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
t_{QCKSW}	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

Note: *All -3 speed grades have been discontinued.

Table 2-39 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
2.5 V LVC MOS Output Module Timing^{2, 3}							
t_{DLH}	Data-to-Pad Low to High	3.9	4.5	5.1	6.0	8.4	ns
t_{DHL}	Data-to-Pad High to Low	3.1	3.6	4.1	4.8	6.7	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	12.7	14.6	16.5	19.4	27.2	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.4	2.8	3.2	3.7	5.2	ns
t_{ENZLS}	Data-to-Pad, Z to L—low slew	11.8	13.7	15.5	18.2	25.5	ns
t_{ENZH}	Enable-to-Pad, Z to H	3.9	4.5	5.1	6.0	8.4	ns
t_{ENLZ}	Enable-to-Pad, L to Z	2.1	2.5	2.8	3.3	4.7	ns
t_{ENHZ}	Enable-to-Pad, H to Z	3.1	3.6	4.1	4.8	6.7	ns
d_{TLH}^4	Delta Low to High	0.031	0.037	0.043	0.051	0.071	ns/pF
d_{THL}^4	Delta High to Low	0.017	0.017	0.023	0.023	0.037	ns/pF
d_{THLS}^4	Delta High to Low—low slew	0.057	0.06	0.071	0.086	0.117	ns/pF

Note:

1. All -3 speed grades have been discontinued.
2. Delays based on 35 pF loading.
3. The equivalent IO Attribute settings for 2.5 V LVC MOS is 2.5 V LVTTL in the software.
4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Package Pin Assignments

208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
1	GND	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O	I/O
4	NC	I/O	I/O	I/O
5	I/O	I/O	I/O	I/O
6	NC	I/O	I/O	I/O
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	I/O
9	I/O	I/O	I/O	I/O
10	I/O	I/O	I/O	I/O
11	TMS	TMS	TMS	TMS
12	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
13	I/O	I/O	I/O	I/O
14	NC	I/O	I/O	I/O
15	I/O	I/O	I/O	I/O
16	I/O	I/O	I/O	I/O
17	NC	I/O	I/O	I/O
18	I/O	I/O	I/O	GND
19	I/O	I/O	I/O	V _{CCA}
20	NC	I/O	I/O	I/O
21	I/O	I/O	I/O	I/O
22	I/O	I/O	I/O	I/O
23	NC	I/O	I/O	I/O
24	I/O	I/O	I/O	I/O
25	NC	NC	NC	I/O
26	GND	GND	GND	GND
27	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
28	GND	GND	GND	GND
29	I/O	I/O	I/O	I/O
30	TRST, I/O	TRST, I/O	TRST, I/O	TRST, I/O
31	NC	I/O	I/O	I/O
32	I/O	I/O	I/O	I/O
33	I/O	I/O	I/O	I/O
34	I/O	I/O	I/O	I/O
35	NC	I/O	I/O	I/O

208-Pin PQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function
36	I/O	I/O	I/O	I/O
37	I/O	I/O	I/O	I/O
38	I/O	I/O	I/O	I/O
39	NC	I/O	I/O	I/O
40	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
41	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}
42	I/O	I/O	I/O	I/O
43	I/O	I/O	I/O	I/O
44	I/O	I/O	I/O	I/O
45	I/O	I/O	I/O	I/O
46	I/O	I/O	I/O	I/O
47	I/O	I/O	I/O	I/O
48	NC	I/O	I/O	I/O
49	I/O	I/O	I/O	I/O
50	NC	I/O	I/O	I/O
51	I/O	I/O	I/O	I/O
52	GND	GND	GND	GND
53	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O
60	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}
61	NC	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O
63	I/O	I/O	I/O	I/O
64	NC	I/O	I/O	I/O
65	I/O	I/O	NC	I/O
66	I/O	I/O	I/O	I/O
67	NC	I/O	I/O	I/O
68	I/O	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O
70	NC	I/O	I/O	I/O

100-Pin TQFP




Figure 3-2 • 100-Pin TQFP

Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

144-Pin TQFP




Figure 3-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

176-Pin TQFP	
Pin Number	A54SX32A Function
1	GND
2	TDI, I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	I/O
8	I/O
9	I/O
10	TMS
11	V _{CC1}
12	I/O
13	I/O
14	I/O
15	I/O
16	I/O
17	I/O
18	I/O
19	I/O
20	I/O
21	GND
22	V _{CCA}
23	GND
24	I/O
25	TRST, I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	I/O
32	V _{CC1}
33	V _{CCA}
34	I/O
35	I/O
36	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	GND
45	I/O
46	I/O
47	I/O
48	I/O
49	I/O
50	I/O
51	I/O
52	V _{CC1}
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	PRB, I/O
65	GND
66	V _{CCA}
67	NC
68	I/O
69	HCLK
70	I/O
71	I/O
72	I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	V _{CC1}
83	I/O
84	I/O
85	I/O
86	I/O
87	TDO, I/O
88	I/O
89	GND
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	V _{CCA}
99	V _{CC1}
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	GND

176-Pin TQFP	
Pin Number	A54SX32A Function
109	V _{CCA}
110	GND
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	V _{CCA}
123	GND
124	V _{CC1}
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	I/O
132	I/O
133	GND
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	V _{CC1}
141	I/O
142	I/O
143	I/O
144	I/O

329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

329-Pin PBGA	
Pin Number	A54SX32A Function
D11	V _{CCA}
D12	NC
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V _{CCI}
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O
F22	I/O
F23	I/O
G1	I/O
G2	I/O
G3	I/O
G4	I/O
G20	I/O
G21	I/O
G22	I/O
G23	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
H1	I/O
H2	I/O
H3	I/O
H4	I/O
H20	V _{CCA}
H21	I/O
H22	I/O
H23	I/O
J1	NC
J2	I/O
J3	I/O
J4	I/O
J20	I/O
J21	I/O
J22	I/O
J23	I/O
K1	I/O
K2	I/O
K3	I/O
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
K14	GND
K20	I/O
K21	I/O
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	NC
L10	GND
L11	GND
L12	GND
L13	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
L14	GND
L20	NC
L21	I/O
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	V _{CCA}
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V _{CCA}
M21	I/O
M22	I/O
M23	V _{CCI}
N1	I/O
N2	TRST, I/O
N3	I/O
N4	I/O
N10	GND
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
P3	I/O
P4	I/O
P10	GND
P11	GND

329-Pin PBGA	
Pin Number	A54SX32A Function
P12	GND
P13	GND
P14	GND
P20	I/O
P21	I/O
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	I/O
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	V _{CCA}
U4	I/O
U20	I/O
U21	V _{CCA}
U22	I/O
U23	I/O
V1	V _{CCI}
V2	I/O
V3	I/O
V4	I/O
V20	I/O
V21	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
K5	I/O	I/O	I/O
K6	V _{CCI}	V _{CCI}	V _{CCI}
K7	GND	GND	GND
K8	GND	GND	GND
K9	GND	GND	GND
K10	GND	GND	GND
K11	V _{CCI}	V _{CCI}	V _{CCI}
K12	I/O	I/O	I/O
K13	I/O	I/O	I/O
K14	I/O	I/O	I/O
K15	NC	I/O	I/O
K16	I/O	I/O	I/O
L1	I/O	I/O	I/O
L2	I/O	I/O	I/O
L3	I/O	I/O	I/O
L4	I/O	I/O	I/O
L5	I/O	I/O	I/O
L6	I/O	I/O	I/O
L7	V _{CCI}	V _{CCI}	V _{CCI}
L8	V _{CCI}	V _{CCI}	V _{CCI}
L9	V _{CCI}	V _{CCI}	V _{CCI}
L10	V _{CCI}	V _{CCI}	V _{CCI}
L11	I/O	I/O	I/O
L12	I/O	I/O	I/O
L13	I/O	I/O	I/O
L14	I/O	I/O	I/O
L15	I/O	I/O	I/O
L16	NC	I/O	I/O
M1	I/O	I/O	I/O
M2	I/O	I/O	I/O
M3	I/O	I/O	I/O
M4	I/O	I/O	I/O
M5	I/O	I/O	I/O
M6	I/O	I/O	I/O
M7	I/O	I/O	QCLKA
M8	PRB, I/O	PRB, I/O	PRB, I/O
M9	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
M10	I/O	I/O	I/O
M11	I/O	I/O	I/O
M12	NC	I/O	I/O
M13	I/O	I/O	I/O
M14	NC	I/O	I/O
M15	I/O	I/O	I/O
M16	I/O	I/O	I/O
N1	I/O	I/O	I/O
N2	I/O	I/O	I/O
N3	I/O	I/O	I/O
N4	I/O	I/O	I/O
N5	I/O	I/O	I/O
N6	I/O	I/O	I/O
N7	I/O	I/O	I/O
N8	I/O	I/O	I/O
N9	I/O	I/O	I/O
N10	I/O	I/O	I/O
N11	I/O	I/O	I/O
N12	I/O	I/O	I/O
N13	I/O	I/O	I/O
N14	I/O	I/O	I/O
N15	I/O	I/O	I/O
N16	I/O	I/O	I/O
P1	I/O	I/O	I/O
P2	GND	GND	GND
P3	I/O	I/O	I/O
P4	I/O	I/O	I/O
P5	NC	I/O	I/O
P6	I/O	I/O	I/O
P7	I/O	I/O	I/O
P8	I/O	I/O	I/O
P9	I/O	I/O	I/O
P10	NC	I/O	I/O
P11	I/O	I/O	I/O
P12	I/O	I/O	I/O
P13	V _{CCA}	V _{CCA}	V _{CCA}
P14	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
P15	I/O	I/O	I/O
P16	I/O	I/O	I/O
R1	I/O	I/O	I/O
R2	GND	GND	GND
R3	I/O	I/O	I/O
R4	NC	I/O	I/O
R5	I/O	I/O	I/O
R6	I/O	I/O	I/O
R7	I/O	I/O	I/O
R8	I/O	I/O	I/O
R9	HCLK	HCLK	HCLK
R10	I/O	I/O	QCLKB
R11	I/O	I/O	I/O
R12	I/O	I/O	I/O
R13	I/O	I/O	I/O
R14	I/O	I/O	I/O
R15	GND	GND	GND
R16	GND	GND	GND
T1	GND	GND	GND
T2	I/O	I/O	I/O
T3	I/O	I/O	I/O
T4	NC	I/O	I/O
T5	I/O	I/O	I/O
T6	I/O	I/O	I/O
T7	I/O	I/O	I/O
T8	I/O	I/O	I/O
T9	V _{CCA}	V _{CCA}	V _{CCA}
T10	I/O	I/O	I/O
T11	I/O	I/O	I/O
T12	NC	I/O	I/O
T13	I/O	I/O	I/O
T14	I/O	I/O	I/O
T15	TDO, I/O	TDO, I/O	TDO, I/O
T16	GND	GND	GND