

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Detano	
Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-1fgg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4




Figure 1-7 • SX-A HCLK Clock Buffer




Figure 1-8 • SX-A Routed Clock Buffer

JTAG Instructions

Table 1-7 lists the supported instructions with the corresponding IR codes for SX-A devices.

Table 1-8 lists the codes returned after executing the IDCODE instruction for SX-A devices. Note that bit 0 is always '1'. Bits 11-1 are always '02F', which is the Actel manufacturer code.

Table 1-7	•	JTAG	Instruction	Code
-----------	---	------	-------------	------

Instructions (IR4:IR0)	Binary Code
EXTEST	00000
SAMPLE/PRELOAD	00001
INTEST	00010
USERCODE	00011
IDCODE	00100
HighZ	01110
CLAMP	01111
Diagnostic	10000
BYPASS	11111
Reserved	All others

Table 1-8 • JTAG Instruction Code

Device	Process	Revision	Bits 31-28	Bits 27-12
A54SX08A	0.22 µ	0	8, 9	40B4, 42B4
		1	А, В	40B4, 42B4
A54SX16A	0.22 μ	0	9	40B8, 42B8
		1	В	40B8, 42B8
	0.25 μ	1	В	22B8
A54SX32A	0.2 2µ	0	9	40BD, 42BD
		1	В	40BD, 42BD
		1	В	22BD
A54SX72A	0.22 μ	0 9		40B2, 42B2
		1	В	40B2, 42B2
	0.25 μ	1	В	22B2



Probing Capabilities

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High. When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

JTAG Mode	TRST ¹	Security Fuse Programmed	PRA, PRB ²	TDI, TCK, TDO ²
Dedicated	Low	No	User I/O ³	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O ³	User I/O ³
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

Notes:

1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.

2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.

3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70 Ω series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70 Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	H(AC) H(AC) Switching Current High (Test Point) L(AC) Switching Current Low (Test Point) Low Clamp Current EWR Output Rise Slew Rate	$0 < V_{OUT} \le 1.4^{-1}$	-44	-	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V _{OUT} - 1.4)/0.024)	_	mA
		3.1 < V _{OUT} < V _{CCI} ^{1, 3}	-	EQ 2-1 on page 2-5	-
	(Test Point)	V _{OUT} = 3.1 ³	-	-142	mA
· , ,	$V_{OUT} \ge 2.2^{-1}$	95	-	mA	
		2.2 > V _{OUT} > 0.55 ¹	(V _{OUT} /0.023)	_	mA
		0.71 > V _{OUT} > 0 ^{1, 3}	-	EQ 2-2 on page 2-5	-
	(Test Point)	V _{OUT} = 0.71 ³	-	206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015	-	mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load 4	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load 4	1	5	V/ns

Table 2-8 • AC Specifications (5 V PCI Operation)


Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





Where:

- C_{EQCM} = Equivalent capacitance of combinatorial modules (C-cells) in pF
- C_{EQSM} = Equivalent capacitance of sequential modules (R-Cells) in pF
- C_{EQI} = Equivalent capacitance of input buffers in pF
- C_{EQO} = Equivalent capacitance of output buffers in pF
- C_{EQCR} = Equivalent capacitance of CLKA/B in pF
- C_{EQHV} = Variable capacitance of HCLK in pF
- C_{EQHF} = Fixed capacitance of HCLK in pF
 - C_{L =} Output lead capacitance in pF
 - f_m = Average logic module switching rate in MHz
 - $f_n =$ Average input buffer switching rate in MHz
 - f_p = Average output buffer switching rate in MHz
 - $f_{a1} =$ Average CLKA rate in MHz
 - $f_{\alpha 2}$ = Average CLKB rate in MHz
 - f_{s1} = Average HCLK rate in MHz
 - m = Number of logic modules switching at fm
 - n = Number of input buffers switching at fn
 - p = Number of output buffers switching at fp
 - q₁ = Number of clock loads on CLKA
 - q₂ = Number of clock loads on CLKB
 - $r_1 =$ Fixed capacitance due to CLKA
 - r₂ = Fixed capacitance due to CLKB
 - s1 = Number of clock loads on HCLK
 - x = Number of I/Os at logic low
 - y = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Combinatorial modules (C _{EQCM})	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules (C _{EQCM})	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers (C _{EQI})	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers (C _{EQO})	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks (C _{EQCR})	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable (C _{EQHV})	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed (C _{EQHF})	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A (r ₁)	35.00 pF	50.00 pF	90.00 pF	310.00 pF

Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 V$, $V_{CCI} = 3.0 V$, $T_J = 70^{\circ}$ C)

		-2 Sp	peed	–1 S	peed	Std. S	Speed	-F Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns	
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns	
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns	
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns	
Input Modu	le Predicted Routing Delays ²							-			
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns	
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns	
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns	
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns	
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns	
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns	

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} = 3.0 V, T _J = 70°C)
-----------------------------------	---

		-3 Speed*		-2 Speed		-1 Speed		Std. Speed		I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{HPVVL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t _{HP}	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{rckl}	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

Note: *All –3 speed grades have been discontinued.

Table 2-34 • A54SX32A Timing Characteristics

		-3 S	beed ¹	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.1		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H2.12.4						2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d _{THL} ³	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		1.9		2.2		2.5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		6.6		7.6		8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
d_{TLH}^{3}	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-37 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 \text{ V}, \text{ V}_{CCI} = 3.0 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
----------------------------------	--

		-3 Speed*		-2 Speed		-1 S	peed	Std.	Speed	–F S		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	orks										
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{rcksw}	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t _{rcksw}	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t _{rcksw}	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks											
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
t _{QCHKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

Note: *All –3 speed grades have been discontinued.

Table 2-37 • A54SX72A Timing Characteristics (Continued)

		-3 Sp	eed*	-2 S	peed	-1 S	peed	Std. 9	Speed	–F S		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{QCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.7		1.9		2.2		2.5		3.5	ns
t _{QCHKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.7		2		2.2		2.6		3.6	ns
t _{QPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{QPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{QCKSW}	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t _{QCKSW}	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t _{QCKSW}	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

Note: *All –3 speed grades have been discontinued.



	2	08-Pin PQF	P		208-Pin PQFP											
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function							
71	I/O	I/O	I/O	I/O	106	NC	I/O	I/O	I/O							
72	I/O	I/O	I/O	I/O	107	I/O	ΙΟ	I/O	I/O							
73	NC	I/O	I/O	I/O	108	NC	I/O	I/O	I/O							
74	I/O	I/O	I/O	QCLKA	109	I/O	ΙΟ	I/O	I/O							
75	NC	I/O	I/O	I/O	110	I/O	ΙΟ	I/O	I/O							
76	PRB, I/O	PRB, I/O	PRB, I/O	PRB,I/O	111	I/O	ΙΟ	I/O	I/O							
77	GND	GND	GND	GND	112	I/O	Ι/O	I/O	I/O							
78	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}	113	I/O	Ι/O	I/O	I/O							
79	GND	GND	GND	GND	114	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}							
80	NC	NC	NC	NC	115	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}							
81	I/O	I/O	I/O	I/O	116	NC	I/O	I/O	GND							
82	HCLK	HCLK	HCLK	HCLK	117	I/O	I/O	I/O	V _{CCA}							
83	I/O	I/O	I/O	V _{CCI}	118	I/O	I/O	I/O	I/O							
84	I/O	I/O	I/O	QCLKB	119	NC	I/O	I/O	I/O							
85	NC	I/O	I/O	I/O	120	I/O	I/O	I/O	I/O							
86	I/O	I/O	I/O	I/O	121	I/O	I/O	I/O	I/O							
87	I/O	I/O	I/O	I/O	122	NC	I/O	I/O	I/O							
88	NC	I/O	I/O	I/O	123	I/O	I/O	I/O	I/O							
89	I/O	I/O	I/O	I/O	124	I/O	I/O	I/O	I/O							
90	I/O	I/O	I/O	I/O	125	NC	I/O	I/O	I/O							
91	NC	I/O	I/O	I/O	126	I/O	I/O	I/O	I/O							
92	I/O	I/O	I/O	I/O	127	I/O	I/O	I/O	I/O							
93	I/O	I/O	I/O	I/O	128	I/O	I/O	I/O	I/O							
94	NC	I/O	I/O	I/O	129	GND	GND	GND	GND							
95	I/O	I/O	I/O	I/O	130	V _{CCA}	V _{CCA}	V _{CCA}	V _{CCA}							
96	I/O	I/O	I/O	I/O	131	GND	GND	GND	GND							
97	NC	I/O	I/O	I/O	132	NC	NC	NC	I/O							
98	V _{CCI}	V _{CCI}	V _{CCI}	V _{CCI}	133	I/O	I/O	I/O	I/O							
99	I/O	I/O	I/O	I/O	134	I/O	I/O	I/O	I/O							
100	I/O	I/O	I/O	I/O	135	NC	I/O	I/O	I/O							
101	I/O	I/O	I/O	I/O	136	I/O	I/O	I/O	I/O							
102	I/O	I/O	I/O	I/O	137	I/O	I/O	I/O	I/O							
103	TDO, I/O	TDO, I/O	TDO, I/O	TDO, I/O	138	NC	I/O	I/O	I/O							
104	I/O	I/O	I/O	I/O	139	I/O	I/O	I/O	I/O							
105	GND	GND	GND	GND	140	I/O	I/O	I/O	I/O							



	100-	TQFP	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	I/O	I/O	I/O
80	I/O	I/O	I/O
81	I/O	I/O	I/O
82	V _{CCI}	V _{CCI}	V _{CCI}
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	CLKA	CLKA	CLKA
88	CLKB	CLKB	CLKB
89	NC	NC	NC
90	V _{CCA}	V _{CCA}	V _{CCA}
91	GND	GND	GND
92	PRA, I/O	PRA, I/O	pra, I/o
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	I/O	I/O	I/O
99	I/O	I/O	I/O
100	TCK, I/O	TCK, I/O	TCK, I/O

144-Pin TQFP




Figure 3-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

	144-Pi	n TQFP			144-Pi	n TQFP	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
75	I/O	I/O	I/O	111	I/O	I/O	I/O
76	I/O	I/O	I/O	112	I/O	I/O	I/O
77	I/O	I/O	I/O	113	I/O	I/O	I/O
78	I/O	I/O	I/O	114	I/O	I/O	I/O
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O
81	GND	GND	GND	117	I/O	I/O	I/O
82	I/O	I/O	I/O	118	I/O	I/O	I/O
83	I/O	I/O	I/O	119	I/O	I/O	I/O
84	I/O	I/O	I/O	120	I/O	I/O	I/O
85	I/O	I/O	I/O	121	I/O	I/O	I/O
86	I/O	I/O	I/O	122	I/O	I/O	I/O
87	I/O	I/O	I/O	123	I/O	I/O	I/O
88	I/O	I/O	I/O	124	I/O	I/O	I/O
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA
90	NC	NC	NC	126	CLKB	CLKB	CLKB
91	I/O	I/O	I/O	127	NC	NC	NC
92	I/O	I/O	I/O	128	GND	GND	GND
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}
94	I/O	I/O	I/O	130	I/O	I/O	I/O
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O
96	I/O	I/O	I/O	132	I/O	I/O	I/O
97	I/O	I/O	I/O	133	I/O	I/O	I/O
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O
99	GND	GND	GND	135	I/O	I/O	I/O
100	I/O	I/O	I/O	136	I/O	I/O	I/O
101	GND	GND	GND	137	I/O	I/O	I/O
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O
103	I/O	I/O	I/O	139	I/O	I/O	I/O
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}
105	I/O	I/O	I/O	141	I/O	I/O	I/O
106	I/O	I/O	I/O	142	I/O	I/O	I/O
107	I/O	I/O	I/O	143	I/O	I/O	I/O
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O
109	GND	GND	GND	L		1	1
110	I/O	I/O	I/O				

329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0	0	0	~	~	~	0	~	0	Õ	0	0	0	0	0	~	0
D	0	0	0	0	0	0	0	0	0	0	0	0	0	\bigcirc	0	0	0	0	0	0	~	~	0
E F	0	<u> </u>	0	<u> </u>																0	<u> </u>	0	0
G	0	<u> </u>	0	\sim																0	\sim	ž	0
н	ŏ	-	õ	-																õ	· ·	õ	0
ſ	Ō	Õ	Õ	Ō																Õ	Õ	Õ	Õ
к	0	Ο	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0
L	0	0	0	~						-	-	-	0	Ξ						0	0	0	0
MN	0		~	0						<u> </u>	$\tilde{}$	$\tilde{}$	O	~						0	~	~	0
P	0	0	0	0						-	-	-		-						\bigcirc	\sim	$\tilde{}$	\mathbf{O}
R	-	-	õ	<u> </u>						0	0	\cup		\cup						õ	-	õ	Ŭ
т	Õ	Õ	Õ	Õ																Õ	õ	õ	Õ
υ	0	0	0	0																0	Ο	0	0
V	0	Ο	Ο	0																Ο	Ο	Ο	0
W	-	0	-	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0	\sim	0	\sim
Y	0	0	0	0	\sim	~	-	_	-	-	-	-	-	_	_	_	-	-	\sim	0	-	~	~
AA AB	0	0	0	0	0	0	-	<u> </u>	-	-	-	-		-	<u> </u>	-	<u> </u>	-	0	0		0	0
AC	0	0		~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-
L	\searrow	_	_	_	_	_	_	_	_	_				\sim	_	_	_	_	_	_		\sim	\leq

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



	144-Pi	n FBGA			144-Pi	n FBGA	
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
A1	I/O	I/O	I/O	D1	I/O	I/O	I/O
A2	I/O	I/O	I/O	D2	V _{CCI}	V _{CCI}	V _{CCI}
A3	I/O	I/O	I/O	D3	TDI, I/O	TDI, I/O	TDI, I/O
A4	I/O	I/O	I/O	D4	I/O	I/O	I/O
A5	V _{CCA}	V _{CCA}	V _{CCA}	D5	I/O	I/O	I/O
A6	GND	GND	GND	D6	I/O	I/O	I/O
A7	CLKA	CLKA	CLKA	D7	I/O	I/O	I/O
A8	I/O	I/O	I/O	D8	I/O	I/O	I/O
A9	I/O	I/O	I/O	D9	I/O	I/O	I/O
A10	I/O	I/O	I/O	D10	I/O	I/O	I/O
A11	I/O	I/O	I/O	D11	I/O	I/O	I/O
A12	I/O	I/O	I/O	D12	I/O	I/O	I/O
B1	I/O	I/O	I/O	E1	I/O	I/O	I/O
B2	GND	GND	GND	E2	I/O	I/O	I/O
B3	I/O	I/O	I/O	E3	I/O	I/O	I/O
B4	I/O	I/O	I/O	E4	I/O	I/O	I/O
B5	I/O	I/O	I/O	E5	TMS	TMS	TMS
B6	I/O	I/O	I/O	E6	V _{CCI}	V _{CCI}	V _{CCI}
B7	CLKB	CLKB	CLKB	E7	V _{CCI}	V _{CCI}	V _{CCI}
B8	I/O	I/O	I/O	E8	V _{CCI}	V _{CCI}	V _{CCI}
B9	I/O	I/O	I/O	E9	V _{CCA}	V _{CCA}	V _{CCA}
B10	I/O	I/O	I/O	E10	I/O	I/O	I/O
B11	GND	GND	GND	E11	GND	GND	GND
B12	I/O	I/O	I/O	E12	I/O	I/O	I/O
C1	I/O	I/O	I/O	F1	I/O	I/O	I/O
C2	I/O	I/O	I/O	F2	I/O	I/O	I/O
С3	TCK, I/O	TCK, I/O	TCK, I/O	F3	NC	NC	NC
C4	I/O	I/O	I/O	F4	I/O	I/O	I/O
C5	I/O	I/O	I/O	F5	GND	GND	GND
C6	pra, I/o	pra, I/o	PRA, I/O	F6	GND	GND	GND
С7	I/O	I/O	I/O	F7	GND	GND	GND
C8	I/O	I/O	I/O	F8	V _{CCI}	V _{CCI}	V _{CCI}
С9	I/O	I/O	I/O	F9	I/O	I/O	I/O
C10	I/O	I/O	I/O	F10	GND	GND	GND
C11	I/O	I/O	I/O	F11	I/O	I/O	I/O
C12	I/O	I/O	I/O	F12	I/O	I/O	I/O

484-Pin FBGA

-	12	3 4	15	6	7	8 9	10	11	12	13	14	151	617	/ 18	19	202	21	22	23	24	2526	_
A B C D E F	1 2 0 0 0 0 0 0 0 0 0 0 0 0				00000		000000	0000	00000		00000			0000	0000		00000	00000	000000	000000	0 0 0 0 0 0 0 0	
G H J K L M				> > >			Ó	Ó	Ó	0	Ó) Ó)				00000	00000	00000		
N P R T U V				> > > >			0000	0000	000000	00000	00000)))				000000	000000	000000		
W Y AA AB AC)))))														00000	00000	00000	00 00 00 00	
AD AE AF	00 00 00	00	D C	Õ	õ	Õ Č	Õ	Õ	õ	Õ	Õ	ÕĊ) Õ	Õ	Õ	Õ	Š	Õ	Õ	Õ	ÕÕ	

Figure 3-8 • 484-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

Actel [®]	
SX-A Family FPGAs	

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
T3	I/O	I/O	
T4	I/O	I/O	
T5	I/O	I/O	
T10	GND	GND	
T11	GND	GND	
T12	GND	GND	
T13	GND	GND	
T14	GND	GND	
T15	GND	GND	
T16	GND	GND	
T17	GND	GND	
T22	I/O	I/O	
T23	I/O	I/O	
T24	I/O	I/O	
T25	NC*	I/O	
T26	NC*	I/O	
U1	I/O	I/O	
U2	V _{CCI}	V _{CCI}	
U3	I/O	I/O	
U4	I/O	I/O	
U5	I/O	I/O	
U10	GND	GND	
U11	GND	GND	
U12	GND	GND	
U13	GND	GND	
U14	GND	GND	
U15	GND	GND	
U16	GND	GND	
U17	GND	GND	
U22	I/O	I/O	
U23	I/O	I/O	
U24	I/O	I/O	
U25	V _{CCI}	V _{CCI}	
U26	I/O	I/O	
V1	NC*	I/O	

484-Pin FBGA			
Pin Number	A54SX32A Function	A54SX72A Function	
V2	NC*	I/O	
V3	I/O	I/O	
V4	I/O	I/O	
V5	I/O	I/O	
V22	V _{CCA}	V _{CCA}	
V23	I/O	I/O	
V24	I/O	I/O	
V25	NC*	I/O	
V26	NC*	I/O	
W1	I/O	I/O	
W2	I/O	I/O	
W3	I/O	I/O	
W4	I/O	I/O	
W5	I/O	I/O	
W22	I/O	I/O	
W23	V _{CCA}	V _{CCA}	
W24	I/O	I/O	
W25	NC*	I/O	
W26	NC*	I/O	
Y1	NC*	I/O	
Y2	NC*	I/O	
Y3	I/O	I/O	
Y4	I/O	I/O	
Y5	NC*	I/O	
Y22	I/O	I/O	
Y23	I/O	I/O	
Y24	V _{CCI}	V _{CCI}	
Y25	I/O	I/O	
Y26	I/O	I/O	

Note: *These pins must be left floating on the A54SX32A device.



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.