



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 6036 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 171 |
| Number of Gates | 108000 |
| Voltage - Supply | 2.25V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-1pq208 |

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a $70\ \Omega$ series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The $70\ \Omega$ series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

Table 2-15 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | -F Speed | Units |
|---|---|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.4 | | 1.6 | | 1.8 | 2.6 | ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.3 | | 1.5 | | 1.7 | 2.4 |
| t_{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | 2.9 | ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | 2.9 | ns |
| t_{HCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.5 | 0.7 |
| t_{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | 5.8 | ns |
| f_{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 | 172 |
| Routed Array Clock Networks | | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 1.0 | | 1.1 | | 1.3 | 1.8 | ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | 2.0 |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 1.0 | | 1.1 | | 1.3 | 1.8 | ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | | 1.1 | | 1.2 | | 1.4 | 2.0 |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 1.1 | | 1.2 | | 1.4 | 2.0 | ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | | 1.3 | | 1.5 | | 1.7 | 2.4 |
| t_{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | 2.9 | ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | 2.9 | ns |
| t_{RCKSW} | Maximum Skew (Light Load) | | 0.7 | | 0.8 | | 0.9 | 1.3 |
| t_{RCKSW} | Maximum Skew (50% Load) | | 0.7 | | 0.8 | | 0.9 | 1.3 |
| t_{RCKSW} | Maximum Skew (100% Load) | | 0.9 | | 1.0 | | 1.2 | 1.7 |

Table 2-17 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | -F Speed | Units |
|---|---|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Networks | | | | | | | | |
| t_{HCKH} | Input Low to High (Pad to R-cell Input) | 1.2 | | 1.3 | | 1.5 | | 2.3 ns |
| t_{HCKL} | Input High to Low (Pad to R-cell Input) | | 1.0 | | 1.2 | | 1.4 2.0 ns | |
| t_{HPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{HPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{HCKSW} | Maximum Skew | | 0.4 | | 0.4 | | 0.5 0.8 ns | |
| t_{HP} | Minimum Period | 3.2 | | 3.6 | | 4.2 | | 5.8 ns |
| f_{HMAX} | Maximum Frequency | | 313 | | 278 | | 238 172 MHz | |
| Routed Array Clock Networks | | | | | | | | |
| t_{RCKH} | Input Low to High (Light Load) (Pad to R-cell Input) | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |
| t_{RCKL} | Input High to Low (Light Load) (Pad to R-cell Input) | | 1.5 | | 1.7 | | 2.0 2.7 ns | |
| t_{RCKH} | Input Low to High (50% Load) (Pad to R-cell Input) | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |
| t_{RCKL} | Input High to Low (50% Load) (Pad to R-cell Input) | 1.5 | | 1.7 | | 2.0 | | 2.7 ns |
| t_{RCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 1.1 | | 1.3 | | 1.5 | | 2.1 ns |
| t_{RCKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{RPWH} | Minimum Pulse Width High | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{RPWL} | Minimum Pulse Width Low | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t_{RCKSW} | Maximum Skew (Light Load) | | 0.8 | | 0.9 | | 1.1 1.5 ns | |
| t_{RCKSW} | Maximum Skew (50% Load) | 0.8 | | 1.0 | | 1.1 | | 1.5 ns |
| t_{RCKSW} | Maximum Skew (100% Load) | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |

Table 2-18 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.3\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -2 Speed | | -1 Speed | | Std. Speed | | -F Speed | | Units |
|--|----------------------------------|-----------------|-------------|-----------------|-------------|-------------------|-------------|-----------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| 2.5 V LVCMOS Output Module Timing^{1,2} | | | | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 3.9 | 4.4 | 5.2 | 7.2 | ns | | | | |
| t_{DHL} | Data-to-Pad High to Low | 3.0 | 3.4 | 3.9 | 5.5 | ns | | | | |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 13.3 | 15.1 | 17.7 | 24.8 | ns | | | | |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.8 | 3.2 | 3.7 | 5.2 | ns | | | | |
| t_{ENZLS} | Data-to-Pad, Z to L—low slew | 13.7 | 15.5 | 18.2 | 25.5 | ns | | | | |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.9 | 4.4 | 5.2 | 7.2 | ns | | | | |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.3 | 4.7 | ns | | | | |
| t_{ENHZ} | Enable-to-Pad, H to Z | 3.0 | 3.4 | 3.9 | 5.5 | ns | | | | |
| d_{TLH}^3 | Delta Low to High | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF | | | | |
| d_{THL}^3 | Delta High to Low | 0.017 | 0.023 | 0.023 | 0.037 | ns/pF | | | | |
| d_{THLS}^3 | Delta High to Low—low slew | 0.06 | 0.071 | 0.086 | 0.117 | ns/pF | | | | |

Note:

1. Delays based on 35 pF loading.
2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-21 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | | -2 Speed | | -1 Speed | | Std. Speed | -F Speed | Units |
|--|--|-----------------------------|-------------|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays² | | | | | | | | | | |
| t_{PD} | Internal Array Module | 0.9 | 1.0 | 1.2 | 1.4 | 1.6 | 1.8 | 1.9 | ns | |
| Predicted Routing Delays³ | | | | | | | | | | |
| t_{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | ns | |
| t_{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | 0.3 | 0.3 | 0.4 | 0.4 | 0.4 | 0.6 | ns | |
| t_{RD1} | FO = 1 Routing Delay | 0.3 | 0.3 | 0.4 | 0.5 | 0.5 | 0.5 | 0.6 | ns | |
| t_{RD2} | FO = 2 Routing Delay | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.6 | 0.8 | ns | |
| t_{RD3} | FO = 3 Routing Delay | 0.5 | 0.6 | 0.7 | 0.8 | 0.8 | 0.8 | 1.1 | ns | |
| t_{RD4} | FO = 4 Routing Delay | 0.7 | 0.8 | 0.9 | 1.0 | 1.0 | 1.0 | 1.4 | ns | |
| t_{RD8} | FO = 8 Routing Delay | 1.2 | 1.4 | 1.5 | 1.8 | 1.8 | 1.8 | 2.5 | ns | |
| t_{RD12} | FO = 12 Routing Delay | 1.7 | 2 | 2.2 | 2.6 | 2.6 | 2.6 | 3.6 | ns | |
| R-Cell Timing | | | | | | | | | | |
| t_{RCO} | Sequential Clock-to-Q | 0.6 | 0.7 | 0.8 | 0.9 | 0.9 | 1.0 | 1.3 | ns | |
| t_{CLR} | Asynchronous Clear-to-Q | 0.5 | 0.6 | 0.6 | 0.8 | 0.8 | 1.0 | 1.0 | ns | |
| t_{PRESET} | Asynchronous Preset-to-Q | 0.7 | 0.8 | 0.8 | 1.0 | 1.0 | 1.4 | 1.4 | ns | |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.7 | 0.8 | 0.9 | 1.0 | 1.0 | 1.4 | 1.4 | ns | |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | |
| t_{WASYN} | Asynchronous Pulse Width | 1.3 | 1.5 | 1.6 | 1.9 | 1.9 | 2.7 | 2.7 | ns | |
| $t_{RECASYN}$ | Asynchronous Recovery Time | 0.3 | 0.4 | 0.4 | 0.5 | 0.5 | 0.7 | 0.7 | ns | |
| t_{HASYN} | Asynchronous Removal Time | 0.3 | 0.3 | 0.3 | 0.4 | 0.4 | 0.6 | 0.6 | ns | |
| t_{MPW} | Clock Minimum Pulse Width | 1.4 | 1.7 | 1.9 | 2.2 | 2.2 | 3.0 | 3.0 | ns | |
| Input Module Propagation Delays | | | | | | | | | | |
| t_{INYH} | Input Data Pad to Y High 2.5 V LVC MOS | 0.5 | 0.6 | 0.7 | 0.8 | 0.8 | 1.1 | 1.1 | ns | |
| t_{INYL} | Input Data Pad to Y Low 2.5 V LVC MOS | 0.8 | 0.9 | 1.0 | 1.1 | 1.1 | 1.6 | 1.6 | ns | |
| t_{INYH} | Input Data Pad to Y High 3.3 V PCI | 0.5 | 0.6 | 0.6 | 0.7 | 0.7 | 1.0 | 1.0 | ns | |
| t_{INYL} | Input Data Pad to Y Low 3.3 V PCI | 0.7 | 0.8 | 0.9 | 1.0 | 1.0 | 1.4 | 1.4 | ns | |
| t_{INYH} | Input Data Pad to Y High 3.3 V LV TTL | 0.7 | 0.7 | 0.8 | 1.0 | 1.0 | 1.4 | 1.4 | ns | |
| t_{INYL} | Input Data Pad to Y Low 3.3 V LV TTL | 0.9 | 1.1 | 1.2 | 1.4 | 1.4 | 2.0 | 2.0 | ns | |

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-33 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| 3.3 V PCI Output Module Timing² | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 1.9 | 2.2 | 2.4 | 2.9 | 4.0 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.0 | 2.3 | 2.6 | 3.1 | 4.3 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 1.4 | 1.7 | 1.9 | 2.2 | 3.1 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 1.9 | 2.2 | 2.4 | 2.9 | 4.0 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.0 | 2.3 | 2.6 | 3.1 | 4.3 | ns |
| d_{TLH}^3 | Delta Low to High | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| 3.3 V LVTTL Output Module Timing⁴ | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.6 | 3.0 | 3.3 | 3.9 | 5.5 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 9.0 | 10.4 | 11.8 | 13.8 | 19.3 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | ns |
| t_{ENZLS} | Enable-to-Pad, Z to L—low slew | 15.8 | 18.9 | 21.3 | 25.4 | 34.9 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.9 | 3.3 | 3.7 | 4.4 | 6.2 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.6 | 3.0 | 3.3 | 3.9 | 5.5 | ns |
| d_{TLH}^3 | Delta Low to High | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| d_{THLS}^3 | Delta High to Low—low slew | 0.053 | 0.053 | 0.067 | 0.073 | 0.107 | ns/pF |

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-35 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | | -2 Speed | | -1 Speed | | Std. Speed | -F Speed | Units | |
|--|--|-----------------------------|-------------|-----------------|-------------|-----------------|-------------|-------------------|-----------------|--------------|----|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| C-Cell Propagation Delays² | | | | | | | | | | | |
| t_{PD} | Internal Array Module | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.0 | ns |
| Predicted Routing Delays³ | | | | | | | | | | | |
| t_{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns | |
| t_{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | ns |
| t_{RD1} | FO = 1 Routing Delay | 0.3 | | 0.3 | | 0.4 | | 0.5 | | 0.7 | ns |
| t_{RD2} | FO = 2 Routing Delay | 0.4 | | 0.5 | | 0.6 | | 0.7 | | 1 | ns |
| t_{RD3} | FO = 3 Routing Delay | 0.5 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | ns |
| t_{RD4} | FO = 4 Routing Delay | 0.7 | | 0.9 | | 1 | | 1.1 | | 1.5 | ns |
| t_{RD8} | FO = 8 Routing Delay | 1.2 | | 1.5 | | 1.7 | | 2.1 | | 2.9 | ns |
| t_{RD12} | FO = 12 Routing Delay | 1.7 | | 2.2 | | 2.5 | | 3 | | 4.2 | ns |
| R-Cell Timing | | | | | | | | | | | |
| t_{RCO} | Sequential Clock-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.1 | | 1.5 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | 0.6 | | 0.7 | | 0.7 | | 0.9 | | 1.2 | ns |
| t_{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.8 | | 0.8 | | 1.0 | | 1.4 | ns |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | ns |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{WASYN} | Asynchronous Pulse Width | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.8 | ns |
| $t_{RECASYN}$ | Asynchronous Recovery Time | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.7 | ns |
| t_{HASYN} | Asynchronous Hold Time | 0.3 | | 0.3 | | 0.3 | | 0.4 | | 0.6 | ns |
| t_{MPW} | Clock Minimum Pulse Width | 1.5 | | 1.7 | | 2.0 | | 2.3 | | 3.2 | ns |
| Input Module Propagation Delays | | | | | | | | | | | |
| t_{INYH} | Input Data Pad to Y High 2.5 V LVC MOS | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | ns |
| t_{INYL} | Input Data Pad to Y Low 2.5 V LVC MOS | 0.8 | | 1.0 | | 1.1 | | 1.3 | | 1.7 | ns |
| t_{INYH} | Input Data Pad to Y High 3.3 V PCI | 0.6 | | 0.7 | | 0.7 | | 0.9 | | 1.2 | ns |
| t_{INYL} | Input Data Pad to Y Low 3.3 V PCI | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | ns |
| t_{INYH} | Input Data Pad to Y High 3.3 V LV TTL | 0.7 | | 0.7 | | 0.8 | | 1.0 | | 1.4 | ns |
| t_{INYL} | Input Data Pad to Y Low 3.3 V LV TTL | 1.0 | | 1.2 | | 1.3 | | 1.5 | | 2.1 | ns |

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-36 • A54SX72A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed* | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|------------------|--|------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| t_{QCKH} | Input Low to High (100% Load) (Pad to R-cell Input) | 3.0 | 3.4 | 3.9 | 4.6 | 6.4 | ns |
| t_{QCHKL} | Input High to Low (100% Load) (Pad to R-cell Input) | 2.9 | 3.4 | 3.8 | 4.5 | 6.3 | ns |
| t_{QPWH} | Minimum Pulse Width High | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{QPWL} | Minimum Pulse Width Low | 1.5 | 1.7 | 2.0 | 2.3 | 3.2 | ns |
| t_{QCKSW} | Maximum Skew (Light Load) | 0.2 | 0.3 | 0.3 | 0.3 | 0.5 | ns |
| t_{QCKSW} | Maximum Skew (50% Load) | 0.4 | 0.5 | 0.5 | 0.6 | 0.9 | ns |
| t_{QCKSW} | Maximum Skew (100% Load) | 0.4 | 0.5 | 0.5 | 0.6 | 0.9 | ns |

Note: *All -3 speed grades have been discontinued.

Table 2-40 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| 3.3 V PCI Output Module Timing² | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.3 | 2.7 | 3.0 | 3.6 | 5.0 | ns |
| t_{DHL} | Data-to-Pad High to Low | 2.5 | 2.9 | 3.2 | 3.8 | 5.3 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 1.4 | 1.7 | 1.9 | 2.2 | 3.1 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.3 | 2.7 | 3.0 | 3.6 | 5.0 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 2.5 | 2.9 | 3.2 | 3.8 | 5.3 | ns |
| d_{TLH}^3 | Delta Low to High | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| 3.3 V LVTTL Output Module Timing⁴ | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 3.2 | 3.7 | 4.2 | 5.0 | 6.9 | ns |
| t_{DHL} | Data-to-Pad High to Low | 3.2 | 3.7 | 4.2 | 4.9 | 6.9 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 10.3 | 11.9 | 13.5 | 15.8 | 22.2 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | ns |
| t_{ENZLS} | Enable-to-Pad, Z to L—low slew | 15.8 | 18.9 | 21.3 | 25.4 | 34.9 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 3.2 | 3.7 | 4.2 | 5.0 | 6.9 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 2.9 | 3.3 | 3.7 | 4.4 | 6.2 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 3.2 | 3.7 | 4.2 | 4.9 | 6.9 | ns |
| d_{TLH}^3 | Delta Low to High | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| d_{THLS}^3 | Delta High to Low—low slew | 0.053 | 0.053 | 0.067 | 0.073 | 0.107 | ns/pF |

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$
 where C_{load} is the load capacitance driven by the I/O in pF
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-41 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | -3 Speed¹ | -2 Speed | -1 Speed | Std. Speed | -F Speed | Units |
|---|----------------------------------|-----------------------------|-----------------|-----------------|-------------------|-----------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | |
| 5 V PCI Output Module Timing² | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns |
| t_{DHL} | Data-to-Pad High to Low | 3.4 | 3.9 | 4.4 | 5.1 | 7.2 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 3.4 | 3.9 | 4.4 | 5.1 | 7.2 | ns |
| d_{TLH}^3 | Delta Low to High | 0.016 | 0.016 | 0.02 | 0.022 | 0.032 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.026 | 0.03 | 0.032 | 0.04 | 0.052 | ns/pF |
| 5 V TTL Output Module Timing⁴ | | | | | | | |
| t_{DLH} | Data-to-Pad Low to High | 2.4 | 2.8 | 3.1 | 3.7 | 5.1 | ns |
| t_{DHL} | Data-to-Pad High to Low | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns |
| t_{DHLS} | Data-to-Pad High to Low—low slew | 7.4 | 8.5 | 9.7 | 11.4 | 15.9 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| t_{ENZLS} | Enable-to-Pad, Z to L—low slew | 7.4 | 8.4 | 9.5 | 11.0 | 15.4 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | 2.4 | 2.8 | 3.1 | 3.7 | 5.1 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | 3.6 | 4.2 | 4.7 | 5.6 | 7.8 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | 3.1 | 3.5 | 4.0 | 4.7 | 6.6 | ns |
| d_{TLH}^3 | Delta Low to High | 0.014 | 0.017 | 0.017 | 0.023 | 0.031 | ns/pF |
| d_{THL}^3 | Delta High to Low | 0.023 | 0.029 | 0.031 | 0.037 | 0.051 | ns/pF |
| d_{THLS}^3 | Delta High to Low—low slew | 0.043 | 0.046 | 0.057 | 0.066 | 0.089 | ns/pF |

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Package Pin Assignments

208-Pin PQFP




Figure 3-1 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

| 208-Pin PQFP | | | | |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 141 | NC | I/O | I/O | I/O |
| 142 | I/O | I/O | I/O | I/O |
| 143 | NC | I/O | I/O | I/O |
| 144 | I/O | I/O | I/O | I/O |
| 145 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} |
| 146 | GND | GND | GND | GND |
| 147 | I/O | I/O | I/O | I/O |
| 148 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 149 | I/O | I/O | I/O | I/O |
| 150 | I/O | I/O | I/O | I/O |
| 151 | I/O | I/O | I/O | I/O |
| 152 | I/O | I/O | I/O | I/O |
| 153 | I/O | I/O | I/O | I/O |
| 154 | I/O | I/O | I/O | I/O |
| 155 | NC | I/O | I/O | I/O |
| 156 | NC | I/O | I/O | I/O |
| 157 | GND | GND | GND | GND |
| 158 | I/O | I/O | I/O | I/O |
| 159 | I/O | I/O | I/O | I/O |
| 160 | I/O | I/O | I/O | I/O |
| 161 | I/O | I/O | I/O | I/O |
| 162 | I/O | I/O | I/O | I/O |
| 163 | I/O | I/O | I/O | I/O |
| 164 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 165 | I/O | I/O | I/O | I/O |
| 166 | I/O | I/O | I/O | I/O |
| 167 | NC | I/O | I/O | I/O |
| 168 | I/O | I/O | I/O | I/O |
| 169 | I/O | I/O | I/O | I/O |
| 170 | NC | I/O | I/O | I/O |
| 171 | I/O | I/O | I/O | I/O |
| 172 | I/O | I/O | I/O | I/O |
| 173 | NC | I/O | I/O | I/O |
| 174 | I/O | I/O | I/O | I/O |
| 175 | I/O | I/O | I/O | I/O |

| 208-Pin PQFP | | | | |
|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| 176 | NC | I/O | I/O | I/O |
| 177 | I/O | I/O | I/O | I/O |
| 178 | I/O | I/O | I/O | QCLKD |
| 179 | I/O | I/O | I/O | I/O |
| 180 | CLKA | CLKA | CLKA | CLKA |
| 181 | CLKB | CLKB | CLKB | CLKB |
| 182 | NC | NC | NC | NC |
| 183 | GND | GND | GND | GND |
| 184 | V _{CCA} | V _{CCA} | V _{CCA} | V _{CCA} |
| 185 | GND | GND | GND | GND |
| 186 | PRA, I/O | PRA, I/O | PRA, I/O | PRA, I/O |
| 187 | I/O | I/O | I/O | V _{CCI} |
| 188 | I/O | I/O | I/O | I/O |
| 189 | NC | I/O | I/O | I/O |
| 190 | I/O | I/O | I/O | QCLKC |
| 191 | I/O | I/O | I/O | I/O |
| 192 | NC | I/O | I/O | I/O |
| 193 | I/O | I/O | I/O | I/O |
| 194 | I/O | I/O | I/O | I/O |
| 195 | NC | I/O | I/O | I/O |
| 196 | I/O | I/O | I/O | I/O |
| 197 | I/O | I/O | I/O | I/O |
| 198 | NC | I/O | I/O | I/O |
| 199 | I/O | I/O | I/O | I/O |
| 200 | I/O | I/O | I/O | I/O |
| 201 | V _{CCI} | V _{CCI} | V _{CCI} | V _{CCI} |
| 202 | NC | I/O | I/O | I/O |
| 203 | NC | I/O | I/O | I/O |
| 204 | I/O | I/O | I/O | I/O |
| 205 | NC | I/O | I/O | I/O |
| 206 | I/O | I/O | I/O | I/O |
| 207 | I/O | I/O | I/O | I/O |
| 208 | TCK, I/O | TCK, I/O | TCK, I/O | TCK, I/O |

| 100-TQFP | | | |
|-------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | TMS | TMS | TMS |
| 8 | V _{CCI} | V _{CCI} | V _{CCI} |
| 9 | GND | GND | GND |
| 10 | I/O | I/O | I/O |
| 11 | I/O | I/O | I/O |
| 12 | I/O | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | TRST, I/O | TRST, I/O | TRST, I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | I/O | I/O | I/O |
| 20 | V _{CCI} | V _{CCI} | V _{CCI} |
| 21 | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O |
| 23 | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | I/O | I/O | I/O |
| 29 | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | PRB, I/O | PRB, I/O | PRB, I/O |
| 35 | V _{CCA} | V _{CCA} | V _{CCA} |

| 100-TQFP | | | |
|-------------------|--------------------------|--------------------------|--------------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| 36 | GND | GND | GND |
| 37 | NC | NC | NC |
| 38 | I/O | I/O | I/O |
| 39 | HCLK | HCLK | HCLK |
| 40 | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | V _{CCI} | V _{CCI} | V _{CCI} |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | TDO, I/O | TDO, I/O | TDO, I/O |
| 50 | I/O | I/O | I/O |
| 51 | GND | GND | GND |
| 52 | I/O | I/O | I/O |
| 53 | I/O | I/O | I/O |
| 54 | I/O | I/O | I/O |
| 55 | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O |
| 57 | V _{CCA} | V _{CCA} | V _{CCA} |
| 58 | V _{CCI} | V _{CCI} | V _{CCI} |
| 59 | I/O | I/O | I/O |
| 60 | I/O | I/O | I/O |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | I/O | I/O | I/O |
| 65 | I/O | I/O | I/O |
| 66 | I/O | I/O | I/O |
| 67 | V _{CCA} | V _{CCA} | V _{CCA} |
| 68 | GND | GND | GND |
| 69 | GND | GND | GND |
| 70 | I/O | I/O | I/O |

| 144-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| G1 | I/O | I/O | I/O |
| G2 | GND | GND | GND |
| G3 | I/O | I/O | I/O |
| G4 | I/O | I/O | I/O |
| G5 | GND | GND | GND |
| G6 | GND | GND | GND |
| G7 | GND | GND | GND |
| G8 | V _{CCI} | V _{CCI} | V _{CCI} |
| G9 | I/O | I/O | I/O |
| G10 | I/O | I/O | I/O |
| G11 | I/O | I/O | I/O |
| G12 | I/O | I/O | I/O |
| H1 | TRST, I/O | TRST, I/O | TRST, I/O |
| H2 | I/O | I/O | I/O |
| H3 | I/O | I/O | I/O |
| H4 | I/O | I/O | I/O |
| H5 | V _{CCA} | V _{CCA} | V _{CCA} |
| H6 | V _{CCA} | V _{CCA} | V _{CCA} |
| H7 | V _{CCI} | V _{CCI} | V _{CCI} |
| H8 | V _{CCI} | V _{CCI} | V _{CCI} |
| H9 | V _{CCA} | V _{CCA} | V _{CCA} |
| H10 | I/O | I/O | I/O |
| H11 | I/O | I/O | I/O |
| H12 | NC | NC | NC |
| J1 | I/O | I/O | I/O |
| J2 | I/O | I/O | I/O |
| J3 | I/O | I/O | I/O |
| J4 | I/O | I/O | I/O |
| J5 | I/O | I/O | I/O |
| J6 | PRB, I/O | PRB, I/O | PRB, I/O |
| J7 | I/O | I/O | I/O |
| J8 | I/O | I/O | I/O |
| J9 | I/O | I/O | I/O |
| J10 | I/O | I/O | I/O |
| J11 | I/O | I/O | I/O |
| J12 | V _{CCA} | V _{CCA} | V _{CCA} |

| 144-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| K1 | I/O | I/O | I/O |
| K2 | I/O | I/O | I/O |
| K3 | I/O | I/O | I/O |
| K4 | I/O | I/O | I/O |
| K5 | I/O | I/O | I/O |
| K6 | I/O | I/O | I/O |
| K7 | GND | GND | GND |
| K8 | I/O | I/O | I/O |
| K9 | I/O | I/O | I/O |
| K10 | GND | GND | GND |
| K11 | I/O | I/O | I/O |
| K12 | I/O | I/O | I/O |
| L1 | GND | GND | GND |
| L2 | I/O | I/O | I/O |
| L3 | I/O | I/O | I/O |
| L4 | I/O | I/O | I/O |
| L5 | I/O | I/O | I/O |
| L6 | I/O | I/O | I/O |
| L7 | HCLK | HCLK | HCLK |
| L8 | I/O | I/O | I/O |
| L9 | I/O | I/O | I/O |
| L10 | I/O | I/O | I/O |
| L11 | I/O | I/O | I/O |
| L12 | I/O | I/O | I/O |
| M1 | I/O | I/O | I/O |
| M2 | I/O | I/O | I/O |
| M3 | I/O | I/O | I/O |
| M4 | I/O | I/O | I/O |
| M5 | I/O | I/O | I/O |
| M6 | I/O | I/O | I/O |
| M7 | V _{CCA} | V _{CCA} | V _{CCA} |
| M8 | I/O | I/O | I/O |
| M9 | I/O | I/O | I/O |
| M10 | I/O | I/O | I/O |
| M11 | TDO, I/O | TDO, I/O | TDO, I/O |
| M12 | I/O | I/O | I/O |

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| A1 | GND | GND | GND |
| A2 | TCK, I/O | TCK, I/O | TCK, I/O |
| A3 | I/O | I/O | I/O |
| A4 | I/O | I/O | I/O |
| A5 | I/O | I/O | I/O |
| A6 | I/O | I/O | I/O |
| A7 | I/O | I/O | I/O |
| A8 | I/O | I/O | I/O |
| A9 | CLKB | CLKB | CLKB |
| A10 | I/O | I/O | I/O |
| A11 | I/O | I/O | I/O |
| A12 | NC | I/O | I/O |
| A13 | I/O | I/O | I/O |
| A14 | I/O | I/O | I/O |
| A15 | GND | GND | GND |
| A16 | GND | GND | GND |
| B1 | I/O | I/O | I/O |
| B2 | GND | GND | GND |
| B3 | I/O | I/O | I/O |
| B4 | I/O | I/O | I/O |
| B5 | I/O | I/O | I/O |
| B6 | NC | I/O | I/O |
| B7 | I/O | I/O | I/O |
| B8 | V _{CCA} | V _{CCA} | V _{CCA} |
| B9 | I/O | I/O | I/O |
| B10 | I/O | I/O | I/O |
| B11 | NC | I/O | I/O |
| B12 | I/O | I/O | I/O |
| B13 | I/O | I/O | I/O |
| B14 | I/O | I/O | I/O |
| B15 | GND | GND | GND |
| B16 | I/O | I/O | I/O |
| C1 | I/O | I/O | I/O |
| C2 | TDI, I/O | TDI, I/O | TDI, I/O |
| C3 | GND | GND | GND |
| C4 | I/O | I/O | I/O |
| C5 | NC | I/O | I/O |

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| C6 | I/O | I/O | I/O |
| C7 | I/O | I/O | I/O |
| C8 | I/O | I/O | I/O |
| C9 | CLKA | CLKA | CLKA |
| C10 | I/O | I/O | I/O |
| C11 | I/O | I/O | I/O |
| C12 | I/O | I/O | I/O |
| C13 | I/O | I/O | I/O |
| C14 | I/O | I/O | I/O |
| C15 | I/O | I/O | I/O |
| C16 | I/O | I/O | I/O |
| D1 | I/O | I/O | I/O |
| D2 | I/O | I/O | I/O |
| D3 | I/O | I/O | I/O |
| D4 | I/O | I/O | I/O |
| D5 | I/O | I/O | I/O |
| D6 | I/O | I/O | I/O |
| D7 | I/O | I/O | I/O |
| D8 | PRA, I/O | PRA, I/O | PRA, I/O |
| D9 | I/O | I/O | QCLKD |
| D10 | I/O | I/O | I/O |
| D11 | NC | I/O | I/O |
| D12 | I/O | I/O | I/O |
| D13 | I/O | I/O | I/O |
| D14 | I/O | I/O | I/O |
| D15 | I/O | I/O | I/O |
| D16 | I/O | I/O | I/O |
| E1 | I/O | I/O | I/O |
| E2 | I/O | I/O | I/O |
| E3 | I/O | I/O | I/O |
| E4 | I/O | I/O | I/O |
| E5 | I/O | I/O | I/O |
| E6 | I/O | I/O | I/O |
| E7 | I/O | I/O | QCLKC |
| E8 | I/O | I/O | I/O |
| E9 | I/O | I/O | I/O |
| E10 | I/O | I/O | I/O |

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| E11 | I/O | I/O | I/O |
| E12 | I/O | I/O | I/O |
| E13 | NC | I/O | I/O |
| E14 | I/O | I/O | I/O |
| E15 | I/O | I/O | I/O |
| E16 | I/O | I/O | I/O |
| F1 | I/O | I/O | I/O |
| F2 | I/O | I/O | I/O |
| F3 | I/O | I/O | I/O |
| F4 | TMS | TMS | TMS |
| F5 | I/O | I/O | I/O |
| F6 | I/O | I/O | I/O |
| F7 | V _{CCI} | V _{CCI} | V _{CCI} |
| F8 | V _{CCI} | V _{CCI} | V _{CCI} |
| F9 | V _{CCI} | V _{CCI} | V _{CCI} |
| F10 | V _{CCI} | V _{CCI} | V _{CCI} |
| F11 | I/O | I/O | I/O |
| F12 | VCCA | VCCA | VCCA |
| F13 | I/O | I/O | I/O |
| F14 | I/O | I/O | I/O |
| F15 | I/O | I/O | I/O |
| F16 | I/O | I/O | I/O |
| G1 | NC | I/O | I/O |
| G2 | I/O | I/O | I/O |
| G3 | NC | I/O | I/O |
| G4 | I/O | I/O | I/O |
| G5 | I/O | I/O | I/O |
| G6 | V _{CCI} | V _{CCI} | V _{CCI} |
| G7 | GND | GND | GND |
| G8 | GND | GND | GND |
| G9 | GND | GND | GND |
| G10 | GND | GND | GND |
| G11 | V _{CCI} | V _{CCI} | V _{CCI} |
| G12 | I/O | I/O | I/O |
| G13 | GND | GND | GND |
| G14 | NC | I/O | I/O |
| G15 | V _{CCA} | V _{CCA} | V _{CCA} |

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| G16 | I/O | I/O | I/O |
| H1 | I/O | I/O | I/O |
| H2 | I/O | I/O | I/O |
| H3 | V _{CCA} | V _{CCA} | V _{CCA} |
| H4 | TRST, I/O | TRST, I/O | TRST, I/O |
| H5 | I/O | I/O | I/O |
| H6 | V _{CCI} | V _{CCI} | V _{CCI} |
| H7 | GND | GND | GND |
| H8 | GND | GND | GND |
| H9 | GND | GND | GND |
| H10 | GND | GND | GND |
| H11 | V _{CCI} | V _{CCI} | V _{CCI} |
| H12 | I/O | I/O | I/O |
| H13 | I/O | I/O | I/O |
| H14 | I/O | I/O | I/O |
| H15 | I/O | I/O | I/O |
| H16 | NC | I/O | I/O |
| J1 | NC | I/O | I/O |
| J2 | NC | I/O | I/O |
| J3 | NC | I/O | I/O |
| J4 | I/O | I/O | I/O |
| J5 | I/O | I/O | I/O |
| J6 | V _{CCI} | V _{CCI} | V _{CCI} |
| J7 | GND | GND | GND |
| J8 | GND | GND | GND |
| J9 | GND | GND | GND |
| J10 | GND | GND | GND |
| J11 | V _{CCI} | V _{CCI} | V _{CCI} |
| J12 | I/O | I/O | I/O |
| J13 | I/O | I/O | I/O |
| J14 | I/O | I/O | I/O |
| J15 | I/O | I/O | I/O |
| J16 | I/O | I/O | I/O |
| K1 | I/O | I/O | I/O |
| K2 | I/O | I/O | I/O |
| K3 | NC | I/O | I/O |
| K4 | V _{CCA} | V _{CCA} | V _{CCA} |

| 256-Pin FBGA | | | |
|--------------|-------------------|-------------------|-------------------|
| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| P15 | I/O | I/O | I/O |
| P16 | I/O | I/O | I/O |
| R1 | I/O | I/O | I/O |
| R2 | GND | GND | GND |
| R3 | I/O | I/O | I/O |
| R4 | NC | I/O | I/O |
| R5 | I/O | I/O | I/O |
| R6 | I/O | I/O | I/O |
| R7 | I/O | I/O | I/O |
| R8 | I/O | I/O | I/O |
| R9 | HCLK | HCLK | HCLK |
| R10 | I/O | I/O | QCLKB |
| R11 | I/O | I/O | I/O |
| R12 | I/O | I/O | I/O |
| R13 | I/O | I/O | I/O |
| R14 | I/O | I/O | I/O |
| R15 | GND | GND | GND |
| R16 | GND | GND | GND |
| T1 | GND | GND | GND |
| T2 | I/O | I/O | I/O |
| T3 | I/O | I/O | I/O |
| T4 | NC | I/O | I/O |
| T5 | I/O | I/O | I/O |
| T6 | I/O | I/O | I/O |
| T7 | I/O | I/O | I/O |
| T8 | I/O | I/O | I/O |
| T9 | V _{CCA} | V _{CCA} | V _{CCA} |
| T10 | I/O | I/O | I/O |
| T11 | I/O | I/O | I/O |
| T12 | NC | I/O | I/O |
| T13 | I/O | I/O | I/O |
| T14 | I/O | I/O | I/O |
| T15 | TDO, I/O | TDO, I/O | TDO, I/O |
| T16 | GND | GND | GND |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| T3 | I/O | I/O |
| T4 | I/O | I/O |
| T5 | I/O | I/O |
| T10 | GND | GND |
| T11 | GND | GND |
| T12 | GND | GND |
| T13 | GND | GND |
| T14 | GND | GND |
| T15 | GND | GND |
| T16 | GND | GND |
| T17 | GND | GND |
| T22 | I/O | I/O |
| T23 | I/O | I/O |
| T24 | I/O | I/O |
| T25 | NC* | I/O |
| T26 | NC* | I/O |
| U1 | I/O | I/O |
| U2 | V _{CCI} | V _{CCI} |
| U3 | I/O | I/O |
| U4 | I/O | I/O |
| U5 | I/O | I/O |
| U10 | GND | GND |
| U11 | GND | GND |
| U12 | GND | GND |
| U13 | GND | GND |
| U14 | GND | GND |
| U15 | GND | GND |
| U16 | GND | GND |
| U17 | GND | GND |
| U22 | I/O | I/O |
| U23 | I/O | I/O |
| U24 | I/O | I/O |
| U25 | V _{CCI} | V _{CCI} |
| U26 | I/O | I/O |
| V1 | NC* | I/O |

| 484-Pin FBGA | | |
|---------------------|--------------------------|--------------------------|
| Pin Number | A54SX32A Function | A54SX72A Function |
| V2 | NC* | I/O |
| V3 | I/O | I/O |
| V4 | I/O | I/O |
| V5 | I/O | I/O |
| V22 | V _{CCA} | V _{CCA} |
| V23 | I/O | I/O |
| V24 | I/O | I/O |
| V25 | NC* | I/O |
| V26 | NC* | I/O |
| W1 | I/O | I/O |
| W2 | I/O | I/O |
| W3 | I/O | I/O |
| W4 | I/O | I/O |
| W5 | I/O | I/O |
| W22 | I/O | I/O |
| W23 | V _{CCA} | V _{CCA} |
| W24 | I/O | I/O |
| W25 | NC* | I/O |
| W26 | NC* | I/O |
| Y1 | NC* | I/O |
| Y2 | NC* | I/O |
| Y3 | I/O | I/O |
| Y4 | I/O | I/O |
| Y5 | NC* | I/O |
| Y22 | I/O | I/O |
| Y23 | I/O | I/O |
| Y24 | V _{CCI} | V _{CCI} |
| Y25 | I/O | I/O |
| Y26 | I/O | I/O |

Note: *These pins must be left floating on the A54SX32A device.

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.