# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	171
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-1pq208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **General Description**

# Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22  $\mu m$  / 0.25  $\mu m$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

# **SX-A Family Architecture**

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

## **Routing Resources**

The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to be spanned with an uninterrupted grid of logic modules. Interconnection between these logic modules is achieved using the Actel patented metal-to-metal programmable antifuse interconnect elements. The antifuses are normally open circuits and, when programmed, form a permanent low-impedance connection.

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 1-5 on page 1-4 and Figure 1-6 on page 1-4). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance, which is often required in applications such as fast counters, state machines, and data path logic. The interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-Cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster, and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum pin-to-pin propagation time of 0.3 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100% automatic place-and-route software to minimize signal propagation delays.

The general system of routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, most connections typically require three or fewer antifuses, resulting in fast and predictable performance.

The unique local and general routing structure featured in SX-A devices allows 100% pin-locking with full logic utilization, enables concurrent printed circuit board (PCB) development, reduces design time, and allows designers to achieve performance goals with minimum effort.



Figure 1-4 • Cluster Organization



## **Clock Resources**

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

#### Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4



#### Figure 1-7 • SX-A HCLK Clock Buffer



## Figure 1-8 • SX-A Routed Clock Buffer

# **Detailed Specifications**

# **Operating Conditions**

### Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
V <sub>CCI</sub>	DC Supply Voltage for I/Os	-0.3 to +6.0	V
V <sub>CCA</sub>	DC Supply Voltage for Arrays	-0.3 to +3.0	V
VI	Input Voltage	–0.5 to +5.75	V
V <sub>O</sub>	Output Voltage	–0.5 to + V <sub>CCI</sub> + 0.5	V
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the "Recommended Operating Conditions".

## Table 2-2 Recommended Operating Conditions

Parameter	Commercial	Industrial	Units
Temperature Range	0 to +70	–40 to +85	°C
2.5 V Power Supply Range (V <sub>CCA</sub> and V <sub>CCI</sub> )	2.25 to 2.75	2.25 to 2.75	V
3.3 V Power Supply Range (V <sub>CCI</sub> )	3.0 to 3.6	3.0 to 3.6	V
5 V Power Supply Range (V <sub>CCI</sub> )	4.75 to 5.25	4.75 to 5.25	V

# **Typical SX-A Standby Current**

## Table 2-3 • Typical Standby Current for SX-A at 25°C with $V_{CCA} = 2.5 V$

Product	V <sub>CCI</sub> = 2.5 V	V <sub>CCI</sub> = 3.3 V	V <sub>CCI</sub> = 5 V
A54SX08A	0.8 mA	1.0 mA	2.9 mA
A54SX16A	0.8 mA	1.0 mA	2.9 mA
A54SX32A	0.9 mA	1.0 mA	3.0 mA
A54SX72A	3.6 mA	3.8 mA	4.5 mA

#### Table 2-4 • Supply Voltages

V <sub>CCA</sub>	V <sub>CCI</sub> *	Maximum Input Tolerance	Maximum Output Drive
2. 5 V	2.5 V	5.75 V	2.7 V
2.5 V	3.3 V	5.75 V	3.6 V
2.5 V	5 V	5.75 V	5.25 V

Note: \*3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant.

# **Electrical Specifications**

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

			Comm	ercial	Indus	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -1 \text{ mA})$	0.9 V <sub>CCI</sub>		0.9 V <sub>CCI</sub>		V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OH</sub> = -8 mA)	2.4		2.4		V
V <sub>OL</sub>	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 1 mA)		0.4		0.4	V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I <sub>OL</sub> = 12 mA)		0.4		0.4	V
V <sub>IL</sub>	Input Low Voltage			0.8		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	5.75	2.0	5.75	V
I <sub>IL</sub> /I <sub>IH</sub>	Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND		-10	10	-10	10	μA
I <sub>OZ</sub>	Tristate Output Leakage Current		-10	10	-10	10	μΑ
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
I <sub>CC</sub>	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						

Note: \*The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

## Table 2-6 • 2.5 V LVCMOS2 Electrical Specifications

			Comn	nercial	Indu	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V <sub>OH</sub>	$V_{DD} = MIN,$	$(I_{OH} = -100 \ \mu A)$	2.1		2.1		V
	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	$V_{DD} = MIN,$ $V_{I} = V_{UI} \text{ or } V_{U}$	$(I_{OH} = -1 \text{ mA})$	2.0		2.0		V
		(l - 2mA)	17		17		V
	$V_{DD} = V_{IH}$ or $V_{IL}$	(I <sub>OH</sub> =2 IIIA)	1.7		1.7		v
V <sub>OL</sub>	$V_{DD} = MIN,$	(I <sub>OL</sub> = 100 μA)		0.2		0.2	V
	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	$V_{DD} = MIN,$	(I <sub>OL</sub> = 1 mA)		0.4		0.4	V
	$V_{I} = V_{IH} \text{ or } V_{IL}$	-					
	$V_{DD} = MIN,$	(I <sub>OL</sub> = 2 mA)		0.7		0.7	V
	$V_{I} = V_{IH} \text{ or } V_{IL}$						
V <sub>IL</sub>	Input Low Voltage, $V_{OUT} \le V_{VOL(max)}$		-0.3	0.7	-0.3	0.7	V
V <sub>IH</sub>	Input High Voltage, $V_{OUT} \ge V_{VOH(min)}$		1.7	5.75	1.7	5.75	V
$I_{\rm IL}/I_{\rm IH}$	Input Leakage Current, V <sub>IN</sub> = V <sub>CCI</sub> or GND		-10	10	-10	10	μΑ
I <sub>OZ</sub>	Tristate Output Leakage Current, $V_{OUT} = V_{CCI}$ or GND		-10	10	-10	10	μΑ
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>			10		10	ns
C <sub>IO</sub>	I/O Capacitance			10		10	pF
I <sub>CC</sub>	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						

Note: \*The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{-1}$	-44	_	mA
		$1.4 \le V_{OUT} < 2.4^{-1, 2}$	(-44 + (V <sub>OUT</sub> - 1.4)/0.024)	-	mA
		3.1 < V <sub>OUT</sub> < V <sub>CCI</sub> <sup>1, 3</sup>	-	EQ 2-1 on page 2-5	_
	(Test Point)	V <sub>OUT</sub> = 3.1 <sup>3</sup>	-	-142	mA
I <sub>OL(AC)</sub>	Switching Current Low	$V_{OUT} \ge 2.2^{-1}$	95	_	mA
		2.2 > V <sub>OUT</sub> > 0.55 <sup>1</sup>	(V <sub>OUT</sub> /0.023)	-	mA
		0.71 > V <sub>OUT</sub> > 0 <sup>1, 3</sup>	-	EQ 2-2 on page 2-5	-
	(Test Point)	V <sub>OUT</sub> = 0.71 <sup>3</sup>	-	206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015	-	mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

#### Table 2-8 • AC Specifications (5 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 2-1 on page 2-5. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 2-1 on page 2-5. The equation defined maximum should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.





Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.

## Figure 2-1 • 5 V PCI V/I Curve for SX-A Family

 $I_{OH} = 11.9 * (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for  $V_{CCI} > V_{OUT} > 3.1V$   $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < V<sub>OUT</sub> < 0.71V

EQ 2-2

#### Table 2-9 • DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		2.25	2.75	V
V <sub>CCI</sub>	Supply Voltage for I/Os		3.0	3.6	V
V <sub>IH</sub>	Input High Voltage		0.5V <sub>CCI</sub>	V <sub>CCI</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.3V <sub>CCI</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CCI</sub>	-	V
IIL	Input Leakage Current <sup>2</sup>	0 < V <sub>IN</sub> < V <sub>CCI</sub>	-10	+10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CCI</sub>	-	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 1,500 μA		0.1V <sub>CCI</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>		-	10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF

EQ 2-1

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers should ensure that the input buffer is conducting minimum current at this input voltage in applications sensitive to static power utilization.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

## **Guidelines for Estimating Power**

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules Inputs Switching (n) = Number inputs/4 Outputs Switching (p) = Number of outputs/4 CLKA Loads (q1) = 20% of R-cells CLKB Loads (q2) = 20% of R-cells Load Capacitance (CL) = 35 pF Average Logic Module Switching Rate (fm) = f/10 Average Input Switching Rate (fn) = f/5 Average Output Switching Rate (fp) = f/10 Average CLKA Rate (fq1) = f/2 Average CLKB Rate (fq2) = f/2 Average HCLK Rate (fs1) = f HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the eX, SX-A and RT54SX-S Power Calculator worksheet.

## Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power = 
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

## Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

## **Calculation for Heat Sink**

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$$T_{J} = 110^{\circ}C$$
  
 $T_{A} = 70^{\circ}C$ 

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$  $\theta_{JC} = 3.2^{\circ}C/W$ 

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13

# **SX-A Timing Model**



*Note:* \*Values shown for A54SX72A, –2, worst-case commercial conditions at 5 V PCI with standard place-and-route. Figure 2-3 • SX-A Timing Model

# **Sample Path Calculations**

## **Hardwired Clock**

External Setup	=	(t <sub>INYH</sub> + t <sub>RD1</sub> + t <sub>SUD</sub> ) – t <sub>HCKH</sub>
	=	0.6 + 0.3 + 0.8 - 1.8 = - 0.1 ns
Clock-to-Out (Pad-to-Pad)	=	t <sub>HCKH</sub> + t <sub>RCO</sub> + t <sub>RD1</sub> + t <sub>DHL</sub>
	=	1.8 + 0.8 + 0.3 + 3.9 = 6.8 ns

## **Routed Clock**

External Setup	$= (t_{INYH} + t_{RD1} + t_{SUD}) - t_{RC}$	СКН
	= 0.6 + 0.3 + 0.8 - 3.0 = -1.	3 ns
Clock-to-Out (Pad-to-Pad	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DH}$	L
	= 3.0 + 0.8 + 0.3 + 3.9 = 8.0	) ns



# **Timing Characteristics**

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

## **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

## Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

## **Timing Derating**

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# **Temperature and Voltage Derating Factors**

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T<sub>J</sub> = 70°C, V<sub>CCA</sub> = 2.25 V)

	Junction Temperature (T <sub>J</sub> )								
V <sub>CCA</sub>	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C		
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14		
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07		
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99		

# **Timing Characteristics**

## Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted Ro	outing Delays <sup>2</sup>			•				•		
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	lg									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t <sub>recasyn</sub>	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays							<b></b>		
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25 V$ ,  $V_{CCI} = 3.0 V$ ,  $T_J = 70^{\circ}$ C)

		-2 Speed	-1 Speed	Std. Speed	-F Speed	
Parameter	Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.1	1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL	0.5	0.6	0.7	0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL	0.8	0.9	1.1	1.5	ns
Input Modul	e Predicted Routing Delays <sup>2</sup>					
t <sub>IRD1</sub>	FO = 1 Routing Delay	0.3	0.3	0.4	0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay	0.5	0.5	0.6	0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay	0.6	0.7	0.8	1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay	0.8	0.9	1	1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay	1.4	1.5	1.8	2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay	2	2.2	2.6	3.6	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## Table 2-28 A545X32A Timing Characteristics (Continued)

		-3 S	peed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

## (Worst-Case Commercial Conditions, $V_{CCA} = 2.25 \text{ V}_{CCI} = 3.0 \text{ V}, T_J = 70^{\circ}\text{C}$ )

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

#### Table 2-33 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V <sub>CCA</sub> = 2.25 V, V <sub>CCI</sub> =	= 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	---------------------------------

		-3 Speed <sup>1</sup>	-2 Speed	–1 Speed	Std. Speed	d. Speed –F Speed	
Parameter	Description	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Units
3.3 V PCI O	utput Module Timing <sup>2</sup>		•				
t <sub>DLH</sub>	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
d <sub>TLH</sub> <sup>3</sup>	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
3.3 V LVTTL	Output Module Timing <sup>4</sup>		•		•	•	
t <sub>DLH</sub>	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
$d_{TLH}^{3}$	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25  $\Omega$  resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] = (0.1\* $V_{CCI}$  – 0.9\* $V_{CCI}$ / ( $C_{load}$  \*  $d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.



176-Pin TQFP							
Pin Number	A54SX32A Function						
145	I/O						
146	I/O						
147	I/O						
148	I/O						
149	I/O						
150	I/O						
151	I/O						
152	CLKA						
153	CLKB						
154	NC						
155	GND						
156	V <sub>CCA</sub>						
157	PRA, I/O						
158	I/O						
159	I/O						
160	I/O						
161	I/O						
162	I/O						
163	I/O						
164	I/O						
165	I/O						
166	I/O						
167	I/O						
168	I/O						
169	V <sub>CCI</sub>						
170	I/O						
171	I/O						
172	I/O						
173	I/O						
174	I/O						
175	I/O						
176	TCK, I/O						

## 144-Pin FBGA



Figure 3-6 • 144-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



144-Pin FBGA				144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
A1	I/O	I/O	I/O	D1	I/O	I/O	I/O		
A2	I/O	I/O	I/O	D2	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
A3	I/O	I/O	I/O	D3	TDI, I/O	TDI, I/O	TDI, I/O		
A4	I/O	I/O	I/O	D4	I/O	I/O	I/O		
A5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	D5	I/O	I/O	I/O		
A6	GND	GND	GND	D6	I/O	I/O	I/O		
A7	CLKA	CLKA	CLKA	D7	I/O	I/O	I/O		
A8	I/O	I/O	I/O	D8	I/O	I/O	I/O		
A9	I/O	I/O	I/O	D9	I/O	I/O	I/O		
A10	I/O	I/O	I/O	D10	I/O	I/O	I/O		
A11	I/O	I/O	I/O	D11	I/O	I/O	I/O		
A12	I/O	I/O	I/O	D12	I/O	I/O	I/O		
B1	I/O	I/O	I/O	E1	I/O	I/O	I/O		
B2	GND	GND	GND	E2	I/O	I/O	I/O		
B3	I/O	I/O	I/O	E3	I/O	I/O	I/O		
B4	I/O	I/O	I/O	E4	I/O	I/O	I/O		
B5	I/O	I/O	I/O	E5	TMS	TMS	TMS		
B6	I/O	I/O	I/O	E6	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
B7	CLKB	CLKB	CLKB	E7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
B8	I/O	I/O	I/O	E8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
B9	I/O	I/O	I/O	E9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
B10	I/O	I/O	I/O	E10	I/O	I/O	I/O		
B11	GND	GND	GND	E11	GND	GND	GND		
B12	I/O	I/O	I/O	E12	I/O	I/O	I/O		
C1	I/O	I/O	I/O	F1	I/O	I/O	I/O		
C2	I/O	I/O	I/O	F2	I/O	I/O	I/O		
С3	TCK, I/O	TCK, I/O	TCK, I/O	F3	NC	NC	NC		
C4	I/O	I/O	I/O	F4	I/O	I/O	I/O		
C5	I/O	I/O	I/O	F5	GND	GND	GND		
C6	PRA, I/O	PRA, I/O	PRA, I/O	F6	GND	GND	GND		
С7	I/O	I/O	I/O	F7	GND	GND	GND		
C8	I/O	I/O	I/O	F8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
С9	I/O	I/O	I/O	F9	I/O	I/O	I/O		
C10	I/O	I/O	I/O	F10	GND	GND	GND		
C11	I/O	I/O	I/O	F11	I/O	I/O	I/O		
C12	I/O	I/O	I/O	F12	I/O	I/O	I/O		

144-Pin FBGA				144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
G1	I/O	I/O	I/O	K1	I/O	I/O	I/O		
G2	GND	GND	GND	K2	I/O	I/O	I/O		
G3	I/O	I/O	I/O	К3	I/O	I/O	I/O		
G4	I/O	I/O	I/O	К4	I/O	I/O	I/O		
G5	GND	GND	GND	К5	I/O	I/O	I/O		
G6	GND	GND	GND	K6	I/O	I/O	I/O		
G7	GND	GND	GND	К7	GND	GND	GND		
G8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	K8	I/O	I/O	I/O		
G9	I/O	I/O	I/O	К9	I/O	I/O	I/O		
G10	I/O	I/O	I/O	K10	GND	GND	GND		
G11	I/O	I/O	I/O	K11	I/O	I/O	I/O		
G12	I/O	I/O	I/O	K12	I/O	I/O	I/O		
H1	TRST, I/O	TRST, I/O	TRST, I/O	L1	GND	GND	GND		
H2	I/O	I/O	I/O	L2	I/O	I/O	I/O		
H3	I/O	I/O	I/O	L3	I/O	I/O	I/O		
H4	I/O	I/O	I/O	L4	I/O	I/O	I/O		
H5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L5	I/O	I/O	I/O		
H6	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L6	I/O	I/O	I/O		
H7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L7	HCLK	HCLK	HCLK		
H8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	L8	I/O	I/O	I/O		
H9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	L9	I/O	I/O	I/O		
H10	I/O	I/O	I/O	L10	I/O	I/O	I/O		
H11	I/O	I/O	I/O	L11	I/O	I/O	I/O		
H12	NC	NC	NC	L12	I/O	I/O	I/O		
J1	I/O	I/O	I/O	M1	I/O	I/O	I/O		
J2	I/O	I/O	I/O	M2	I/O	I/O	I/O		
J3	I/O	I/O	I/O	M3	I/O	I/O	I/O		
J4	I/O	I/O	I/O	M4	I/O	I/O	I/O		
J5	I/O	I/O	I/O	M5	I/O	I/O	I/O		
J6	PRB, I/O	PRB, I/O	PRB, I/O	M6	I/O	I/O	I/O		
J7	I/O	I/O	I/O	M7	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
J8	I/O	I/O	I/O	M8	I/O	I/O	I/O		
J9	I/O	I/O	I/O	M9	I/O	I/O	I/O		
J10	I/O	I/O	I/O	M10	I/O	I/O	I/O		
J11	I/O	I/O	I/O	M11	TDO, I/O	TDO, I/O	TDO, I/O		
J12	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	M12	I/O	I/O	I/O		



# 256-Pin FBGA



Figure 3-7 • 256-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.