

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	171
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-1pqg208m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Clock Resources

Actel's high-drive routing structure provides three clock networks (Table 1-1). The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexor (MUX) in each R-cell. HCLK cannot be connected to combinatorial logic. This provides a fast propagation path for the clock signal. If not used, this pin must be set as Low or High on the board. It must not be left floating. Figure 1-7 describes the clock circuit used for the constant load HCLK and the macros supported.

HCLK does not function until the fourth clock cycle each time the device is powered up to prevent false output levels due to any possible slow power-on-reset signal and fast start-up clock circuit. To activate HCLK from the first cycle, the TRST pin must be reserved in the Design software and the pin must be tied to GND on the board.

Two additional clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB pins are not used or sourced from signals, these pins must be set as Low or High on the board. They must not be left floating. Figure 1-8 describes the CLKA and CLKB circuit used and the macros supported in SX-A devices with the exception of A54SX72A.

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD corresponding to bottom-left, bottom-right, top-left, and top-right locations on the die, respectively), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to an entire quadrant of the chip, or they can be grouped together to drive multiple quadrants (Figure 1-9 on page 1-6). QCLK pins can function as user I/O pins. If not used, the QCLK pins must be tied Low or High on the board and must not be left floating.

For more information on how to use quadrant clocks in the A54SX72A device, refer to the *Global Clock Networks in Actel's Antifuse Devices* and *Using A54SX72A and RT54SX72S Quadrant Clocks* application notes.

The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in Figure 1-10 on page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page 1-15.

Table 1-1 • SX-A Clock Resources

	A54SX08A	A54SX16A	A54SX32A	A54SX72A
Routed Clocks (CLKA, CLKB)	2	2	2	2
Hardwired Clocks (HCLK)	1	1	1	1
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)	0	0	0	4



Figure 1-7 • SX-A HCLK Clock Buffer



Figure 1-8 • SX-A Routed Clock Buffer

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a 70 Ω series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The 70 Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.



Figure 1-13 • Probe Setup

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$$T_{J} = 110^{\circ}C$$

 $T_{A} = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$ $\theta_{JC} = 3.2^{\circ}C/W$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13



To determine the heat sink's thermal performance, use the following equation:

$$\theta_{JA(TOTAL)} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

EQ 2-14

where:

 $\theta_{CS} = 0.37^{\circ}C/W$

 thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 θ_{SA} = thermal resistance of the heat sink in °C/W

 $\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$ EQ 2-15 $\theta_{SA} = 13.33^{\circ}C/W - 3.20^{\circ}C/W - 0.37^{\circ}C/W$

$$\theta_{SA} = 9.76^{\circ}C/W$$

A heat sink with a thermal resistance of 9.76°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with the presence of airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Actel FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device, using the provided thermal resistance data.

Note: The values may vary depending on the application.

Table 2-16 A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CC}	₁ = 3.0 V, T _J = 70°C)
-----------------------------------	--	--

		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	lardwired) Array Clock Networks									
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.3		1.5		1.7		2.6	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.5		0.5		0.8	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		1.9	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.2		1.3		1.6		2.2	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.8		0.9		1.1		1.5	ns

Table 2-17 • A54SX08A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _{CCI} =	= 4.75 V, T _J = 70°C)
----------------------------------	---	----------------------------------

		-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (H	lardwired) Array Clock Networks									
t _{НСКН}	Input Low to High (Pad to R-cell Input)		1.2		1.3		1.5		2.3	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4		2.0	ns
t _{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.4		0.4		0.5		0.8	ns
t _{HP}	Minimum Period	3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		313		278		238		172	MHz
Routed Arra	y Clock Networks									
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		0.9		1.0		1.2		1.7	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.7		2.0		2.7	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.6		1.8		2.1		2.9	ns
t _{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t _{RPVVL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.1		1.5	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		1.0		1.1		1.5	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

Table 2-18 A54SX08A Timing Characteristics

		-2 S	-2 Speed -1 Spee		peed	Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM0	S Output Module Timing ^{1,2}	•								
t _{DLH}	Data-to-Pad Low to High		3.9		4.4		5.2		7.2	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.4		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		13.3		15.1		17.7		24.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.9		4.4		5.2		7.2	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3.0		3.4		3.9		5.5	ns
d _{TLH} ³	Delta Low to High		0.037		0.043		0.051		0.071	ns/pF
d _{THL} ³	Delta High to Low		0.017		0.023		0.023		0.037	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.06		0.071		0.086		0.117	ns/pF

Note:

1. Delays based on 35 pF loading.

2. The equivalent I/O Attribute Editor settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-19 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	-2 Speed -1		peed	Std. S	Speed	–F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI Ou	tput Module Timing ¹									
t _{DLH}	Data-to-Pad Low to High		2.2		2.4		2.9		4.0	ns
t _{DHL}	Data-to-Pad High to Low		2.3		2.6		3.1		4.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.7		1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.2		2.4		2.9		4.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.8		3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.3		2.6		3.1		4.3	ns
d_{TLH}^2	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL O	Dutput Module Timing ³							-		
t _{DLH}	Data-to-Pad Low to High		3.0		3.4		4.0		5.6	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		10.4		11.8		13.8		19.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.6		2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		18.9		21.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H		3		3.4		4		5.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.3		3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3		3.3		3.9		5.5	ns
d_{TLH}^{2}	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
d_{THLS}^2	Delta High to Low—low slew		0.053		0.067		0.073		0.107	ns/pF

Notes:

1. Delays based on 10 pF loading and 25 Ω resistance.

2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate $[V/ns] = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

Table 2-34 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} =	= 4.75 V, T _J = 70°C)
-----------------------------------	---	----------------------------------

		-3 Speed ¹	-2 Speed	-	–1 Speed	Std. Speed	-F Speed	
Parameter	Description	Min. Max.	Min. Max	(. M	/lin. Max.	Min. Max.	Min. Max.	Units
5 V PCI Out	put Module Timing ²			-			•	
t _{DLH}	Data-to-Pad Low to High	2.1	2.4		2.8	3.2	4.5	ns
t _{DHL}	Data-to-Pad High to Low	2.8	3.2		3.6	4.2	5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.3	1.5		1.7	2.0	2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.1	2.4		2.8	3.2	4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.0	3.5		3.9	4.6	6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.8	3.2		3.6	4.2	5.9	ns
d _{TLH} ³	Delta Low to High	0.016	0.01	6	0.02	0.022	0.032	ns/pF
d _{THL} ³	Delta High to Low	0.026	0.03	3	0.032	0.04	0.052	ns/pF
5 V TTL Out	put Module Timing ⁴			-			•	
t _{DLH}	Data-to-Pad Low to High	1.9	2.2		2.5	2.9	4.1	ns
t _{DHL}	Data-to-Pad High to Low	2.5	2.9		3.3	3.9	5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6.6	7.6		8.6	10.1	14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.1	2.4		2.7	3.2	4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4	8.4		9.5	11.0	15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1.9	2.2		2.5	2.9	4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3.6	4.2		4.7	5.6	7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	2.9		3.3	3.9	5.4	ns
d _{TLH} ³	Delta Low to High	0.014	0.01	7	0.017	0.023	0.031	ns/pF
d _{THL} ³	Delta High to Low	0.023	0.02	9	0.031	0.037	0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.043	0.04	6	0.057	0.066	0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-35 • A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	beed ¹	-2 S	peed	-1 S	peed	Std. S	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											
t _{PD}	Internal Array Module		1.0		1.1		1.3		1.5		2.0	ns
Predicted R	outing Delays ³											
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns
R-Cell Timin	ng											
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.1		1.5	ns
t _{CLR}	Asynchronous Clear-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.8		1.0		1.4	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.7		2.0		2.8		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.5		1.7		2.0		2.3		3.2		ns
Input Modu	le Propagation Delays											
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		0.8		0.9		1.3	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		0.8		1.0		1.1		1.3		1.7	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	lnput Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.8		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.2		1.3		1.5		2.1	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-35 A54SX72A Timing Characteristics (Continued)

		-3 S	peed ¹	-2 S	peed	-1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.8		1.1	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.0		1.2		1.6	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.7		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
Input Modu	le Predicted Routing Delays ³											
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.7	ns
t _{IRD2}	FO = 2 Routing Delay		0.4		0.5		0.6		0.7		1	ns
t _{IRD3}	FO = 3 Routing Delay		0.5		0.7		0.8		0.9		1.3	ns
t _{IRD4}	FO = 4 Routing Delay		0.7		0.9		1		1.1		1.5	ns
t _{IRD8}	FO = 8 Routing Delay		1.2		1.5		1.7		2.1		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		1.7		2.2		2.5		3		4.2	ns

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-36 • A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $V_{CCA} = 2.25 V$, $V_{CCI} = 2.25 V$, $T_J = 70^{\circ}C$:)
---	----

		-3 Sp	beed*	–2 Speed –		–1 Speed St		Std. 9	Std. Speed		–F Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{QCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		3.0		3.4		3.9		4.6		6.4	ns
t _{QCHKL}	Input High to Low (100% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.3	ns
t _{QPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{QPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{QCKSW}	Maximum Skew (Light Load)		0.2		0.3		0.3		0.3		0.5	ns
t _{QCKSW}	Maximum Skew (50% Load)		0.4		0.5		0.5		0.6		0.9	ns
t _{QCKSW}	Maximum Skew (100% Load)		0.4		0.5		0.5		0.6		0.9	ns

Note: *All –3 speed grades have been discontinued.

Table 2-40 A54SX72A Timing Characteristics

(Worst-Case Commercial	Conditions $V_{CCA} = 2.25$	$V_{V_{CCI}} = 3.0$	$I_{1} = 70^{\circ}C$
(.,.,,

		-3 Speed ¹	–2 Spee	ed	–1 Spee	ed	Std. Speed		d –F Speed		
Parameter	Description	Min. Max.	Min. M	ax.	Min. M	ax.	Min.	Max.	Min.	Max.	Units
3.3 V PCI O	utput Module Timing ²										
t _{DLH}	Data-to-Pad Low to High	2.3	2	.7	3	.0		3.6		5.0	ns
t _{DHL}	Data-to-Pad High to Low	2.5	2	.9	3	.2		3.8		5.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	1.4	1	.7	1	.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H	2.3	2	.7	3	.0		3.6		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.5	2	.8	3	.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2.5	2	.9	3	.2		3.8		5.3	ns
d _{TLH} ³	Delta Low to High	0.025	0.	03	0.	03		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.0	015	0.0	015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ⁴				•						
t _{DLH}	Data-to-Pad Low to High	3.2	3	.7	4	.2		5.0		6.9	ns
t _{DHL}	Data-to-Pad High to Low	3.2	3	.7	4	.2		4.9		6.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	10.3	11	1.9	13	3.5		15.8		22.2	ns
t _{ENZL}	Enable-to-Pad, Z to L	2.2	2	.6	2	.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18	3.9	2	1.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H	3.2	3	.7	4	.2		5.0		6.9	ns
t _{ENLZ}	Enable-to-Pad, L to Z	2.9	3	.3	3	.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z	3.2	3	.7	4	.2		4.9		6.9	ns
d _{TLH} ³	Delta Low to High	0.025	0.	03	0.	03		0.04		0.045	ns/pF
d _{THL} ³	Delta High to Low	0.015	0.0)15	0.0	015		0.015		0.025	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.053	0.0)53	0.0	067		0.073		0.107	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 10 pF loading and 25 Ω resistance.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} – 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

	144-Pi	n TQFP		144-Pin TQFP						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function			
75	I/O	I/O	I/O	111	I/O	I/O	I/O			
76	I/O	I/O	I/O	112	I/O	I/O	I/O			
77	I/O	I/O	I/O	113	I/O	I/O	I/O			
78	I/O	I/O	I/O	114	I/O	I/O	I/O			
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}			
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O			
81	GND	GND	GND	117	I/O	I/O	I/O			
82	I/O	I/O	I/O	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	I/O	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	I/O	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	I/O	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	I/O	I/O	I/O	124	I/O	I/O	I/O			
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA			
90	NC	NC	NC	126	CLKB	CLKB	CLKB			
91	I/O	I/O	I/O	127	NC	NC	NC			
92	I/O	I/O	I/O	128	GND	GND	GND			
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}			
94	I/O	I/O	I/O	130	I/O	I/O	I/O			
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O			
96	I/O	I/O	I/O	132	I/O	I/O	I/O			
97	I/O	I/O	I/O	133	I/O	I/O	I/O			
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O			
99	GND	GND	GND	135	I/O	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	GND	GND	GND	137	I/O	I/O	I/O			
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O			
103	I/O	I/O	I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}			
105	I/O	I/O	I/O	141	I/O	I/O	I/O			
106	I/O	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	I/O	I/O	I/O			
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O			
109	GND	GND	GND							
110	I/O	I/O	I/O							

329-Pin PBGA

		12	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	$\overline{0}$
В	C	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	(00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D		$\frac{1}{2}$	0	0	0	0	Ο	Ο	0	Ο	Ο	0	0	Ο	0	Ο	Ο	0	0	0	0	0	0
E) 0	0	0																0	Ő	0	0
г G		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $	0																			\bigcirc
H		$\frac{1}{2}$	$\overline{0}$	0																$\hat{0}$	0 0	$\hat{0}$	$\tilde{0}$
J	Ċ	50	Õ	õ																ŏ	ŏ	õ	õ
к	C	00	0	0						Ο	0	Ο	0	0						Ο	Ο	Ο	0
L	C	00	0	0						0	0	0	0	0						0	Ο	0	0
M		$\sum_{i=1}^{i}$	0	0						Õ	Õ	Õ	Õ	Õ						Õ	Õ	Õ	0
N P		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $	0								0								0	0	\bigcirc	\mathbf{O}
R		$\frac{1}{2}$	$\overline{0}$	õ						0	0	0	0	0						0	õ	õ	0
т	C	00	Õ	Õ																Õ	Õ	Õ	Õ
U	C	00	0	0																0	0	0	0
V	C	00	0	0																0	0	0	0
W		$\frac{1}{2}$	0	0	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0	Õ	0	0
Y A A) 0	\mathbf{O}	0	0	0	0	0	0	0	0	0 O	O	O	0	0	0	0	0	0	0	0	0
AB		$\frac{1}{2}$	$\left \begin{array}{c} 0 \\ 0 \end{array} \right $								0	0		0									0
AC	$\left(\right)$	$\frac{1}{2}$	$\overline{0}$	0	0	0	õ	õ	0	0	õ	õ	õ	õ	0	0	0	0	0	0	õ	õ	õ
).		Ũ	-	Ŭ	-	-	-	Ŭ	Ŭ	Ŭ	Ŭ	-	-	Ŭ	-	-	-	-	Ŭ	Ŭ	Ŭ	- (

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



329-Pin PBGA									
Pin Number	A54SX32A Function								
V22	I/O								
V23	I/O								
W1	I/O								
W2	I/O								
W3	I/O								
W4	I/O								
W20	I/O								
W21	I/O								
W22	I/O								
W23	NC								
Y1	NC								
Y2	I/O								
Y3	I/O								
Y4	GND								
Y5	I/O								
Y6	I/O								
Y7	I/O								
Y8	I/O								
Y9	I/O								
Y10	I/O								
Y11	I/O								
Y12	V _{CCA}								
Y13	NC								
Y14	I/O								
Y15	I/O								
Y16	I/O								
Y17	I/O								
Y18	I/O								
Y19	I/O								
Y20	GND								
Y21	I/O								
Y22	I/O								
Y23	I/O								

	256-Pi	n FBGA		256-Pin FBGA						
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function			
K5	I/O	I/O	I/O	M10	I/O	I/O	I/O			
К6	V _{CCI}	V _{CCI}	V _{CCI}	M11	I/O	I/O	I/O			
K7	GND	GND	GND	M12	NC	I/O	I/O			
K8	GND	GND	GND	M13	I/O	I/O	I/O			
К9	GND	GND	GND	M14	NC	I/O	I/O			
K10	GND	GND	GND	M15	I/O	I/O	I/O			
K11	V _{CCI}	V _{CCI}	V _{CCI}	M16	I/O	I/O	I/O			
K12	I/O	I/O	I/O	N1	I/O	I/O	I/O			
K13	I/O	I/O	I/O	N2	I/O	I/O	I/O			
K14	I/O	I/O	I/O	N3	I/O	I/O	I/O			
K15	NC	I/O	I/O	N4	I/O	I/O	I/O			
K16	I/O	I/O	I/O	N5	I/O	I/O	I/O			
L1	I/O	I/O	I/O	N6	I/O	I/O	I/O			
L2	I/O	I/O	I/O	N7	I/O	I/O	I/O			
L3	I/O	I/O	I/O	N8	I/O	I/O	I/O			
L4	I/O	I/O	I/O	N9	I/O	I/O	I/O			
L5	I/O	I/O	I/O	N10	I/O	I/O	I/O			
L6	I/O	I/O	I/O	N11	I/O	I/O	I/O			
L7	V _{CCI}	V _{CCI}	V _{CCI}	N12	I/O	I/O	I/O			
L8	V _{CCI}	V _{CCI}	V _{CCI}	N13	I/O	I/O	I/O			
L9	V _{CCI}	V _{CCI}	V _{CCI}	N14	I/O	I/O	I/O			
L10	V _{CCI}	V _{CCI}	V _{CCI}	N15	I/O	I/O	I/O			
L11	I/O	I/O	I/O	N16	I/O	I/O	I/O			
L12	I/O	I/O	I/O	P1	I/O	I/O	I/O			
L13	I/O	I/O	I/O	P2	GND	GND	GND			
L14	I/O	I/O	I/O	Р3	I/O	I/O	I/O			
L15	I/O	I/O	I/O	P4	I/O	I/O	I/O			
L16	NC	I/O	I/O	P5	NC	I/O	I/O			
M1	I/O	I/O	I/O	P6	I/O	I/O	I/O			
M2	I/O	I/O	I/O	P7	I/O	I/O	I/O			
M3	I/O	I/O	I/O	P8	I/O	I/O	I/O			
M4	I/O	I/O	I/O	P9	I/O	I/O	I/O			
M5	I/O	I/O	I/O	P10	NC	I/O	I/O			
M6	I/O	I/O	I/O	P11	I/O	I/O	I/O			
M7	I/O	I/O	QCLKA	P12	I/O	I/O	I/O			
M8	PRB, I/O	PRB, I/O	PRB, I/O	P13	V _{CCA}	V _{CCA}	V _{CCA}			
M9	I/O	I/O	I/O	P14	I/O	I/O	I/O			



256-Pin FBGA										
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function							
P15	I/O	I/O	I/O							
P16	I/O	I/O	I/O							
R1	I/O	I/O	I/O							
R2	GND	GND	GND							
R3	I/O	I/O	I/O							
R4	NC	I/O	I/O							
R5	I/O	I/O	I/O							
R6	I/O	I/O	I/O							
R7	I/O	I/O	I/O							
R8	I/O	I/O	I/O							
R9	HCLK	HCLK	HCLK							
R10	I/O	I/O	QCLKB							
R11	I/O	I/O	I/O							
R12	I/O	I/O	I/O							
R13	I/O	I/O	I/O							
R14	I/O	I/O	I/O							
R15	GND	GND	GND							
R16	GND	GND	GND							
T1	GND	GND	GND							
T2	I/O	I/O	I/O							
Т3	I/O	I/O	I/O							
T4	NC	I/O	I/O							
T5	I/O	I/O	I/O							
T6	I/O	I/O	I/O							
Τ7	I/O	I/O	I/O							
T8	I/O	I/O	I/O							
Т9	V _{CCA}	V _{CCA}	V _{CCA}							
T10	I/O	I/O	I/O							
T11	I/O	I/O	I/O							
T12	NC	I/O	I/O							
T13	I/O	I/O	I/O							
T14	I/O	I/O	I/O							
T15	TDO, I/O	TDO, I/O	TDO, I/O							
T16	GND	GND	GND							



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.