

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details


E·XFI

Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	213
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	256-BFCQFP with Tie Bar
Supplier Device Package	256-CQFP (75x75)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-cq256m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Notes:

1. For more information about the CQFP package options, refer to the HiRel SX-A datasheet.

2. All –3 speed grades have been discontinued.

Device Resources

	User I/Os (Including Clock Buffers)											
Device	208-Pin PQFP	100-Pin TQFP	144-Pin TQFP	176-Pin TQFP	329-Pin PBGA	144-Pin FBGA	256-Pin FBGA	484-Pin FBGA				
A54SX08A	130	81	113	-	-	111	-	-				
A54SX16A	175	81	113	-	-	111	180	_				
A54SX32A	174	81	113	147	249	111	203	249				
A54SX72A	171	-	-	_	-	-	203	360				

Notes: Package Definitions: PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Pitch Ball Grid Array




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V_{CCA} and V_{CCI} do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V_{CCA} voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

Function	Description
Input Buffer Threshold Selections	 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only)
Flexible Output Driver	 5 V: PCI, TTL 3.3 V: PCI, LVTTL 2.5 V: LVCMOS2 (commercial only)
Output Buffer	 "Hot-Swap" Capability (3.3 V PCI is not hot swappable) I/O on an unpowered device does not sink current Can be used for "cold-sparing" Selectable on an individual I/O basis Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.
Power-Up	Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate) Enables deterministic power-up of device V _{CCA} and V _{CCI} can be powered in any order

Table 1-2 • I/O Features

Table 1-3 • I/O Characteristics for All I/O Configurations

	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	0.25 V/ μs	0.025 V/ μs	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μs	μs	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2



Boundary-Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, and TRST). The functionality of the JTAG pins is defined by two available modes: Dedicated and Flexible. TMS cannot be employed as a user I/O in either mode.

Dedicated Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, the user must reserve the JTAG pins in Actel's Designer software. Reserve the JTAG pins by checking the **Reserve JTAG** box in the Device Selection Wizard (Figure 1-12).

The default for the software is Flexible mode; all boxes are unchecked. Table 1-5 lists the definitions of the options in the Device Selection Wizard.

Flexible Mode

In Flexible mode, TDI, TCK, and TDO may be employed as either user I/Os or as JTAG input pins. The internal resistors on the TMS and TDI pins are not present in flexible JTAG mode.

To select the Flexible mode, uncheck the **Reserve JTAG** box in the Device Selection Wizard dialog in the Actel Designer software. In Flexible mode, TDI, TCK, and TDO pins may function as user I/Os or BST pins. The functionality is controlled by the BST Test Access Port (TAP) controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up, the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user I/Os. The TDI, TCK, and TDO are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logic low. To return to Test-Logic Reset state, TMS must be high for at least five TCK cycles. **An external 10 k pull-up resistor to V_{CCI} should be placed on the TMS pin to pull it High by default.**

Table 1-6 describes the different configuration requirements of BST pins and their functionality in different modes.

Table 1-6 •	Boundary-Scan Pin Configurations and
	Functions

Mode	Designer "Reserve JTAG" Selection	TAP Controller State			
Dedicated (JTAG)	Checked	Any			
Flexible (User I/O)	Unchecked	Test-Logic-Reset			
Flexible (JTAG)	Unchecked	Any EXCEPT Test- Logic-Reset			

Figure 1-12 • Device Selection Wizard

Table 1-5 • Reserve Pin Definitions

Pin	Function						
Reserve JTAG	Keeps pins from being used and changes the behavior of JTAG pins (no pull-up on TMS)						
Reserve JTAG Test Reset	Regular I/O or JTAG reset with an internal pull-up						
Reserve Probe	Keeps pins from being used or regular I/O						

TRST Pin

The TRST pin functions as a dedicated Boundary-Scan Reset pin when the **Reserve JTAG Test Reset** option is selected as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the TRST pin in this mode. Actel recommends connecting this pin to ground in normal operation to keep the JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or can be driven high.

When the **Reserve JTAG Test Reset** option is not selected, this pin will function as a regular I/O. If unused as an I/O in the design, it will be configured as a tristated output.

Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.

V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.



PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 2-7 • DC Specifications (5 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		2.25	2.75	V
V _{CCI}	Supply Voltage for I/Os		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	5.75	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ¹	V _{IN} = 2.7	-	70	μA
I _{IL}	Input Low Leakage Current ¹	V _{IN} = 0.5	-	-70	μA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4	-	V
V _{OL}	Output Low Voltage ²	I _{OUT} = 3 mA, 6 mA	-	0.55	V
C _{IN}	Input Pin Capacitance ³		-	10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$$\theta_{JA} = 17.1^{\circ}$$
C/W is taken from Table 2-12 on page 2-11

 $T_A = 125$ °C is the maximum limit of ambient (from the datasheet)

Max. Allowed Power =
$$\frac{\text{Max Junction Temp - Max. Ambient Temp}}{\theta_{JA}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{17.1^{\circ}\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data T_J and T_A are given as follows:

$$T_J = 110^{\circ}C$$

 $T_A = 70^{\circ}C$

From the datasheet:

 $\theta_{JA} = 18.0^{\circ}C/W$ $\theta_{JC} = 3.2^{\circ}C/W$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^{\circ}\text{C} - 70^{\circ}\text{C}}{18.0^{\circ}\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12


The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:


$$\theta_{JA} = \frac{Max Junction Temp - Max. Ambient Temp}{P} = \frac{110^{\circ}C - 70^{\circ}C}{3.00 W} = 13.33^{\circ}C/W$$

EQ 2-13



Output Buffer Delays





AC Test Loads




Figure 2-5 • AC Test Loads

Table 2-14 A545X08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCA} = 2.25 V$, $V_{CCI} = 3.0 V$, $T_J = 70^{\circ}$ C)

		-2 Sp	peed	–1 S	peed	Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INYH}	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t _{INYH}	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t _{INYL}	Input Data Pad to Y Low 5 V TTL		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays ²							-		
t _{IRD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t _{IRD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{IRD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{IRD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{IRD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{IRD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-22 A54SX16A Timing Characteristics

		-3 Speed*		-2 Speed		–1 Speed		Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-27 A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions V _{CCA}	$x = 2.25 \text{ V}, \text{ V}_{\text{CCI}} = 4.75 \text{ V}, \text{ T}_{\text{J}} = 70^{\circ}\text{C}$
--	--

		–3 Sj	beed ¹	-2 S	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.2		2.5		2.8		3.3		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	HL ³ Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	5 V TTL Output Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		6.7		7.7		8.7		10.2		14.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
d_{TLH}^{3}	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1* V_{CCI} - 0.9* V_{CCI} / (C_{load} * $d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-30 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} = 3.0 V, T _J = 70°C)
-----------------------------------	---

		-3 S	beed*	-2 S	peed	-1 S	peed	Std.	Speed	I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated	(Hardwired) Array Clock Netwo	rks										<u> </u>
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		2.0		2.2		2.6		4.0	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{HPVVL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{HCKSW}	Maximum Skew		0.6		0.6		0.7		0.8		1.3	ns
t _{HP}	Minimum Period	2.8		3.2		3.6		4.2		5.8		ns
f _{HMAX}	Maximum Frequency		357		313		278		238		172	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.5		2.8		3.3		4.6	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.1		2.4		2.7		3.2		4.5	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.3		2.7		3.1		3.6		5	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.2		2.5		2.9		3.4		4.7	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{rckl}	Input High to Low (100% Load) (Pad to R-cell Input)		2.4		2.8		3.1		3.7		5.1	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.6		1.8		2.1		2.9		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.6		1.8		2.1		2.9		ns
t _{RCKSW}	Maximum Skew (Light Load)		1.0		1.1		1.3		1.5		2.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.9		1.0		1.2		1.4		1.9	ns
t _{RCKSW}	Maximum Skew (100% Load)		0.9		1.0		1.2		1.4		1.9	ns

Note: *All –3 speed grades have been discontinued.

Table 2-36 A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions	$V_{CCA} = 2.25 V, V_{CCI}$	= 2.25 V, T _J = 70°C)
-----------------------------------	-----------------------------	----------------------------------

		-3 Sp	beed*	-2 S	peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	orks										
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{hcksw}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.3		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.2		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.3		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.0		4.7		6.6	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPVVL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{rcksw}	Maximum Skew (Light Load)		1.9		2.2		2.5		3.0		4.1	ns
t _{RCKSW}	Maximum Skew (50% Load)		1.8		2.1		2.4		2.8		3.9	ns
t _{rcksw}	Maximum Skew (100% Load)		1.8		2.1		2.4		2.8		3.9	ns
Quadrant A	Array Clock Networks	•		-		-				-		-
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.6		3.0		3.3		3.9		5.5	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.3		6.0	ns
t _{QCHKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.8		3.2		3.6		4.2		5.9	ns

Note: *All –3 speed grades have been discontinued.

	100-	TQFP		100-TQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
1	GND	GND	GND	36	GND	GND	GND				
2	TDI, I/O	TDI, I/O	TDI, I/O	37	NC	NC	NC				
3	I/O	I/O	I/O	38	I/O	I/O	I/O				
4	I/O	I/O	I/O	39	HCLK	HCLK	HCLK				
5	I/O	I/O	I/O	40	I/O	I/O	I/O				
6	I/O	I/O	I/O	41	I/O	I/O	I/O				
7	TMS	TMS	TMS	42	I/O	I/O	I/O				
8	V _{CCI}	V _{CCI}	V _{CCI}	43	I/O	I/O	I/O				
9	GND	GND	GND	44	V _{CCI}	V _{CCI}	V _{CCI}				
10	I/O	I/O	I/O	45	I/O	I/O	I/O				
11	I/O	I/O	I/O	46	I/O	I/O	I/O				
12	I/O	I/O	I/O	47	I/O	I/O	I/O				
13	I/O	I/O	I/O	48	I/O	I/O	I/O				
14	I/O	I/O	I/O	49	TDO, I/O	TDO, I/O	TDO, I/O				
15	I/O	I/O	I/O	50	I/O	I/O	I/O				
16	TRST, I/O	TRST, I/O	TRST, I/O	51	GND	GND	GND				
17	I/O	I/O	I/O	52	I/O	I/O	I/O				
18	I/O	I/O	I/O	53	I/O	I/O	I/O				
19	I/O	I/O	I/O	54	I/O	I/O	I/O				
20	V _{CCI}	V _{CCI}	V _{CCI}	55	I/O	I/O	I/O				
21	I/O	I/O	I/O	56	I/O	I/O	I/O				
22	I/O	I/O	I/O	57	V _{CCA}	V _{CCA}	V _{CCA}				
23	I/O	I/O	I/O	58	V _{CCI}	V _{CCI}	V _{CCI}				
24	I/O	I/O	I/O	59	I/O	I/O	I/O				
25	I/O	I/O	I/O	60	I/O	I/O	I/O				
26	I/O	I/O	I/O	61	I/O	I/O	I/O				
27	I/O	I/O	I/O	62	I/O	I/O	I/O				
28	I/O	I/O	I/O	63	I/O	I/O	I/O				
29	I/O	I/O	I/O	64	I/O	I/O	I/O				
30	I/O	I/O	I/O	65	I/O	I/O	I/O				
31	I/O	I/O	I/O	66	I/O	I/O	I/O				
32	I/O	I/O	I/O	67	V _{CCA}	V _{CCA}	V _{CCA}				
33	I/O	I/O	I/O	68	GND	GND	GND				
34	PRB, I/O	PRB, I/O	PRB, I/O	69	GND	GND	GND				
35	V _{CCA}	V _{CCA}	V _{CCA}	70	I/O	I/O	I/O				



176-Pin TQFP




Figure 3-4 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0	0	0	~	~	~	0	~	0	Õ	0	0	0	0	0	~	0
D	0	0	0	0	0	0	0	0	0	0	0	0	0	\bigcirc	0	0	0	0	0	0	~	~	0
E F	0	<u> </u>	0	<u> </u>																0	<u> </u>	0	0
G	0	<u> </u>	0	\sim																0	\sim	ž	0
н	ŏ	-	õ	-																õ	· ·	õ	0
ſ	Ō	Õ	Õ	Ō																Õ	Õ	Õ	Õ
к	0	Ο	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0
L	0	0	0	~						-	-	-	0	Ξ						0	0	0	0
MN	0		~	0						<u> </u>	$\tilde{}$	$\tilde{}$	O	~						0	~	~	0
P	0	0	0	0						-	-	-		-						\bigcirc	\sim	$\tilde{}$	\mathbf{O}
R	-	-	õ	<u> </u>						0	0	\cup		\cup						õ	-	õ	Ŭ
т	Õ	Õ	Õ	Õ																Õ	õ	õ	Õ
υ	0	0	0	0																0	Ο	0	0
V	0	Ο	Ο	0																Ο	Ο	Ο	0
W	-	0	-	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0	\sim	0	\sim
Y	0	0	0	0	\sim	~	-	_	-	-	-	-	-	_	_	_	-	-	\sim	0	-	~	~
AA AB	0	0	0	0	0	0	-	<u> </u>	-	-	-	-		-	<u> </u>	-	<u> </u>	-	0	0		0	0
AC	0	0		~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-
L	\searrow	_	_	_	_	_	_	_	_	_				\sim	_	_	_	_	_	_		\sim	\leq

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



329-Pi	n PBGA	329-Pi	n PBGA	329-Pi	n PBGA	329-Pin PBGA			
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function		
A1	GND	AA15	I/O	AC6	I/O	B20	I/O		
A2	GND	AA16	I/O	AC7	I/O	B21	I/O		
A3	V _{CCI}	AA17	I/O	AC8	I/O	B22	GND		
A4	NC	AA18	I/O	AC9	V _{CCI}	B23	V _{CCI}		
A5	I/O	AA19	I/O	AC10	I/O	C1	NC		
A6	I/O	AA20	TDO, I/O	AC11	I/O	C2	TDI, I/O		
A7	V _{CCI}	AA21	V _{CCI}	AC12	I/O	C3	GND		
A8	NC	AA22	I/O	AC13	I/O	C4	I/O		
A9	I/O	AA23	V _{CCI}	AC14	I/O	C5	I/O		
A10	I/O	AB1	I/O	AC15	NC	C6	I/O		
A11	I/O	AB2	GND	AC16	I/O	С7	I/O		
A12	I/O	AB3	I/O	AC17	I/O	С8	I/O		
A13	CLKB	AB4	I/O	AC18	I/O	С9	I/O		
A14	I/O	AB5	I/O	AC19	I/O	C10	I/O		
A15	I/O	AB6	I/O	AC20	I/O	C11	I/O		
A16	I/O	AB7	I/O	AC21	NC	C12	I/O		
A17	I/O	AB8	I/O	AC22	V _{CCI}	C13	I/O		
A18	I/O	AB9	I/O	AC23	GND	C14	I/O		
A19	I/O	AB10	I/O	B1	V _{CCI}	C15	I/O		
A20	I/O	AB11	PRB, I/O	B2	GND	C16	I/O		
A21	NC	AB12	I/O	B3	I/O	C17	I/O		
A22	V _{CCI}	AB13	HCLK	B4	I/O	C18	I/O		
A23	GND	AB14	I/O	B5	I/O	C19	I/O		
AA1	V _{CCI}	AB15	I/O	B6	I/O	C20	I/O		
AA2	I/O	AB16	I/O	B7	I/O	C21	V _{CCI}		
AA3	GND	AB17	I/O	B8	I/O	C22	GND		
AA4	I/O	AB18	I/O	B9	I/O	C23	NC		
AA5	I/O	AB19	I/O	B10	I/O	D1	I/O		
AA6	I/O	AB20	I/O	B11	I/O	D2	I/O		
AA7	I/O	AB21	I/O	B12	PRA, I/O	D3	I/O		
AA8	I/O	AB22	GND	B13	CLKA	D4	TCK, I/O		
AA9	I/O	AB23	I/O	B14	I/O	D5	I/O		
AA10	I/O	AC1	GND	B15	I/O	D6	I/O		
AA11	I/O	AC2	V _{CCI}	B16	I/O	D7	I/O		
AA12	I/O	AC3	NC	B17	I/O	D8	I/O		
AA13	I/O	AC4	I/O	B18	I/O	D9	I/O		
AA14	I/O	AC5	I/O	B19	I/O	D10	I/O		

329-Pi	n PBGA	329-Pi	n PBGA	329-Pi	in PBGA	329-Pin PBGA		
Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	Pin Number	A54SX32A Function	
D11	V _{CCA}	H1	I/O	L14	GND	P12	GND	
D12	NC	H2	I/O	L20	NC	P13	GND	
D13	I/O	H3	I/O	L21	I/O	P14	GND	
D14	I/O	H4	I/O	L22	I/O	P20	I/O	
D15	I/O	H20	V _{CCA}	L23	NC	P21	I/O	
D16	I/O	H21	I/O	M1	I/O	P22	I/O	
D17	I/O	H22	I/O	M2	I/O	P23	I/O	
D18	I/O	H23	I/O	M3	I/O	R1	I/O	
D19	I/O	J1	NC	M4	V _{CCA}	R2	I/O	
D20	I/O	J2	I/O	M10	GND	R3	I/O	
D21	I/O	J3	I/O	M11	GND	R4	I/O	
D22	I/O	J4	I/O	M12	GND	R20	I/O	
D23	I/O	J20	I/O	M13	GND	R21	I/O	
E1	V _{CCI}	J21	I/O	M14	GND	R22	I/O	
E2	I/O	J22	I/O	M20	V _{CCA}	R23	I/O	
E3	I/O	J23	I/O	M21	I/O	T1	I/O	
E4	I/O	К1	I/O	M22	I/O	T2	I/O	
E20	I/O	К2	I/O	M23	V _{CCI}	Т3	I/O	
E21	I/O	К3	I/O	N1	I/O	T4	I/O	
E22	I/O	К4	I/O	N2	TRST, I/O	T20	I/O	
E23	I/O	K10	GND	N3	I/O	T21	I/O	
F1	I/O	K11	GND	N4	I/O	T22	I/O	
F2	TMS	K12	GND	N10	GND	T23	I/O	
F3	I/O	K13	GND	N11	GND	U1	I/O	
F4	I/O	K14	GND	N12	GND	U2	I/O	
F20	I/O	K20	I/O	N13	GND	U3	V _{CCA}	
F21	I/O	K21	I/O	N14	GND	U4	I/O	
F22	I/O	K22	I/O	N20	NC	U20	I/O	
F23	I/O	K23	I/O	N21	I/O	U21	V _{CCA}	
G1	I/O	L1	I/O	N22	I/O	U22	I/O	
G2	I/O	L2	I/O	N23	I/O	U23	I/O	
G3	I/O	L3	I/O	P1	I/O	V1	V _{CCI}	
G4	I/O	L4	NC	P2	I/O	V2	I/O	
G20	I/O	L10	GND	P3	I/O	V3	I/O	
G21	I/O	L11	GND	P4	I/O	V4	I/O	
G22	I/O	L12	GND	P10	GND	V20	I/O	
G23	GND	L13	GND	P11	GND	V21	I/O	



	256-Pi	n FBGA		256-Pin FBGA								
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function					
E11	I/O	I/O	I/O	G16	I/O	I/O	I/O					
E12	I/O	I/O	I/O	H1	I/O	I/O	I/O					
E13	NC	I/O	I/O	H2	I/O	I/O	I/O					
E14	I/O	I/O	I/O	H3	V _{CCA}	V _{CCA}	V _{CCA}					
E15	I/O	I/O	I/O	H4	TRST, I/O	TRST, I/O	TRST, I/O					
E16	I/O	I/O	I/O	H5	I/O	I/O	I/O					
F1	I/O	I/O	I/O	H6	V _{CCI}	V _{CCI}	V _{CCI}					
F2	I/O	I/O	I/O	H7	GND	GND	GND					
F3	I/O	I/O	I/O	H8	GND	GND	GND					
F4	TMS	TMS	TMS	H9	GND	GND	GND					
F5	I/O	I/O	I/O	H10	GND	GND	GND					
F6	I/O	I/O	I/O	H11	V _{CCI}	V _{CCI}	V _{CCI}					
F7	V _{CCI}	V _{CCI}	V _{CCI}	H12	I/O	I/O	I/O					
F8	V _{CCI}	V _{CCI}	V _{CCI}	H13	I/O	I/O	I/O					
F9	V _{CCI}	V _{CCI}	V _{CCI}	H14	I/O	I/O	I/O					
F10	V _{CCI}	V _{CCI}	V _{CCI}	H15	I/O	I/O	I/O					
F11	I/O	I/O	I/O	H16	NC	I/O	I/O					
F12	VCCA	VCCA	VCCA	J1	NC	I/O	I/O					
F13	I/O	I/O	I/O	J2	NC	I/O	I/O					
F14	I/O	I/O	I/O	J3	NC	I/O	I/O					
F15	I/O	I/O	I/O	J4	I/O	I/O	I/O					
F16	I/O	I/O	I/O	J5	I/O	I/O	I/O					
G1	NC	I/O	I/O	J6	V _{CCI}	V _{CCI}	V _{CCI}					
G2	I/O	I/O	I/O	J7	GND	GND	GND					
G3	NC	I/O	I/O	J8	GND	GND	GND					
G4	I/O	I/O	I/O	J9	GND	GND	GND					
G5	I/O	I/O	I/O	J10	GND	GND	GND					
G6	V _{CCI}	V _{CCI}	V _{CCI}	J11	V _{CCI}	V _{CCI}	V _{CCI}					
G7	GND	GND	GND	J12	I/O	I/O	I/O					
G8	GND	GND	GND	J13	I/O	I/O	I/O					
G9	GND	GND	GND	J14	I/O	I/O	I/O					
G10	GND	GND	GND	J15	I/O	I/O	I/O					
G11	V _{CCI}	V _{CCI}	V _{CCI}	J16	I/O	I/O	I/O					
G12	I/O	I/O	I/O	K1	I/O	I/O	I/O					
G13	GND	GND	GND	К2	I/O	I/O	I/O					
G14	NC	I/O	I/O	К3	NC	I/O	I/O					
G15	V _{CCA}	V _{CCA}	V _{CCA}	К4	V _{CCA}	V _{CCA}	V _{CCA}					



256-Pin FBGA											
Pin NumberA54SX16A FunctionA54SX32A FunctionA54SX72A FunctionP15I/OI/OI/O											
P15	I/O	I/O	I/O								
P16	I/O	I/O	I/O								
R1	I/O	I/O	I/O								
R2	GND	GND	GND								
R3	I/O	I/O	I/O								
R4	NC	I/O	I/O								
R5	I/O	I/O	I/O								
R6	I/O	I/O	I/O								
R7	I/O	I/O	I/O								
R8	I/O	I/O	I/O								
R9	HCLK	HCLK	HCLK								
R10	I/O	I/O	QCLKB								
R11	I/O	I/O	I/O								
R12	I/O	I/O	I/O								
R13	I/O	I/O	I/O								
R14	I/O	I/O	I/O								
R15	GND	GND	GND								
R16	GND	GND	GND								
T1	GND	GND	GND								
T2	I/O	I/O	I/O								
T3	I/O	I/O	I/O								
T4	NC	I/O	I/O								
T5	I/O	I/O	I/O								
T6	I/O	I/O	I/O								
T7	I/O	I/O	I/O								
T8	I/O	I/O	I/O								
Т9	V _{CCA}	V _{CCA}	V _{CCA}								
T10	I/O	I/O	I/O								
T11	I/O	I/O	I/O								
T12	NC	I/O	I/O								
T13	I/O	I/O	I/O								
T14	I/O	I/O	I/O								
T15	TDO, I/O	TDO, I/O	TDO, I/O								
T16	GND	GND	GND								