

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XFI

Details	
Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-ffg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

1. C = Commercial

- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B

6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	1	1	1	Discontinued
Industrial		1	1	1	Discontinued
Automotive		1			
Military		1	1		
MIL-STD-883B		1	1		

Notes:

1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.

2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

Logic Module Design

The SX-A family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-byregister basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000 different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

Pin Description

CLKA/B, I/O Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer builtin programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

QCLKA/B/C/D, I/O Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

GND Ground

Low supply voltage.

HCLK Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

NC No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

PRA/B, I/O Probe A/B

The Probe pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user /IO when checksum is complete.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V_{CCI} power pins in the device should be connected.

V_{CCA} Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V_{CCA} power pins in the device should be connected.

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

			Comm	ercial	Indus	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V _{OH}	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I _{OH} = -1 mA)	0.9 V _{CCI}		0.9 V _{CCI}		V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I _{OH} = -8 mA)	2.4		2.4		V
V _{OL}	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 1 mA)		0.4		0.4	V
	$V_{CCI} = Minimum$ $V_I = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 12 mA)		0.4		0.4	V
V _{IL}	Input Low Voltage			0.8		0.8	V
V _{IH}	Input High Voltage		2.0	5.75	2.0	5.75	V
I _{IL} /I _{IH}	Input Leakage Current, V _{IN} = V _{CCI} or GND		-10	10	-10	10	μA
I _{OZ}	Tristate Output Leakage Current		-10	10	-10	10	μA
t _R , t _F	Input Transition Time t _R , t _F			10		10	ns
C _{IO}	I/O Capacitance			10		10	pF
I _{CC}	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web	•).			•		

Note: *The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

Table 2-6 • 2.5 V LVCMOS2 Electrical Specifications

			Comn	nercial	Indu	strial	
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
V _{OH}	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	$(I_{OH} = -100 \mu\text{A})$	2.1		2.1		V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OH} = -1 mA)	2.0		2.0		V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OH} =2 mA)	1.7		1.7		V
V _{OL}	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 100 μA)		0.2		0.2	V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 1 mA)		0.4		0.4	V
	$V_{DD} = MIN,$ $V_{I} = V_{IH} \text{ or } V_{IL}$	(I _{OL} = 2 mA)		0.7		0.7	V
V _{IL}	Input Low Voltage, V _{OUT} ≤ V _{VOL(max)}		-0.3	0.7	-0.3	0.7	V
V _{IH}	Input High Voltage, V _{OUT} ≥ V _{VOH(min)}		1.7	5.75	1.7	5.75	V
I _{IL} /I _{IH}	Input Leakage Current, V _{IN} = V _{CCI} or GND		-10	10	-10	10	μΑ
I _{OZ}	Tristate Output Leakage Current, $V_{OUT} = V_{CCI}$ or GND		-10	10	-10	10	μΑ
t _R , t _F	Input Transition Time t _R , t _F			10		10	ns
C _{IO}	I/O Capacitance			10		10	pF
I _{CC}	Standby Current			10		20	mA
IV Curve*	Can be derived from the IBIS model on the web.						•

Note: *The IBIS model can be found at http://www.actel.com/download/ibis/default.aspx.

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

 $\theta_{JA} = \frac{T_J - T_A}{P}$ EQ 2-9 $\theta_{JA} = \frac{T_C - T_A}{P}$

EQ 2-10

Where:

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_C = Ambient temperature
- P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics


				$\boldsymbol{AL}^{\boldsymbol{\theta}}$		
Package Type	Pin Count	οι ^θ	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

Input Buffer Delays



t INY **C-Cell Delays**




Figure 2-6 • Input Buffer Delays

GND

Figure 2-7 • C-Cell Delays

Cell Timing Characteristics

t_{INY}




Figure 2-8 • Flip-Flops



Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. The timing characteristics listed in this datasheet represent sample timing numbers of the SX-A devices. Design-specific delay values may be determined by using Timer or performing simulation after successful place-and-route with the Designer software.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Temperature and Voltage Derating Factors

 Table 2-13
 Temperature and Voltage Derating Factors

(Normalized to Worst-Case Commercial, T_J = 70°C, V_{CCA} = 2.25 V)

		Junction Temperature (T _J)											
V _{CCA}	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C						
2.250 V	0.79	0.80	0.87	0.89	1.00	1.04	1.14						
2.500 V	0.74	0.75	0.82	0.83	0.94	0.97	1.07						
2.750 V	0.68	0.69	0.75	0.77	0.87	0.90	0.99						

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std. 9	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays ¹	-		-		-		•		-
t _{PD}	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g									
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t _{CLR}	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t _{sud}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t _{recasyn}	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					1				1
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-19 • A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 5	peed	-1 S	peed	Std.	Speed	–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI Ou	itput Module Timing ¹									
t _{DLH}	Data-to-Pad Low to High		2.2		2.4		2.9		4.0	ns
t _{DHL}	Data-to-Pad High to Low		2.3		2.6		3.1		4.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.7		1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.2		2.4		2.9		4.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.8		3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.3		2.6		3.1		4.3	ns
d_{TLH}^2	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^{2}	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL	Output Module Timing ³									
t _{DLH}	Data-to-Pad Low to High		3.0		3.4		4.0		5.6	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		10.4		11.8		13.8		19.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.6		2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		18.9		21.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H		3		3.4		4		5.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.3		3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3		3.3		3.9		5.5	ns
d_{TLH}^{2}	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
d _{THLS} ²	Delta High to Low—low slew		0.053		0.067		0.073		0.107	ns/pF

Notes:

1. Delays based on 10 pF loading and 25 Ω resistance.

2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate $[V/ns] = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

Table 2-21 • A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 Sp	beed ¹	-2 S	peed	-1 S	peed	Std.	Speed	I –F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ²											4
t _{PD}	Internal Array Module		0.9		1.0		1.2		1.4		1.9	ns
Predicted R	outing Delays ³											-
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t _{RD3}	FO = 3 Routing Delay		0.5		0.6		0.7		0.8		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns
R-Cell Timir	ig											<u>.</u>
t _{RCO}	Sequential Clock-to-Q		0.6		0.7		0.8		0.9		1.3	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.8		1.0		1.4	ns
t _{sud}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.0		1.4		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.3		1.5		1.6		1.9		2.7		ns
t _{recasyn}	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Minimum Pulse Width	1.4		1.7		1.9		2.2		3.0		ns
Input Modu	le Propagation Delays											-
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.5		0.6		0.7		0.8		1.1	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		0.8		0.9		1.0		1.1		1.6	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.8		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		0.9		1.1		1.2		1.4		2.0	ns

Notes:

1. All –3 speed grades have been discontinued.

2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-22 A54SX16A Timing Characteristics

(Worst-Case Commercial Condition	s V _{CCA} = 2.25 V, V _{CCI} =	= 2.25 V, T _J = 70°C)
----------------------------------	---	----------------------------------

			-3 Speed*		-2 Speed		–1 Speed		Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											<u>.</u>
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-34 • A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions	V _{CCA} = 2.25 V, V _{CCI} = 4.75 V, T _J = 70°C)
-----------------------------------	--

		-3 S	peed ¹	-2 S	peed	-1 S	peed	Std. Speed		–F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High		2.1		2.4		2.8		3.2		4.5	ns
t _{DHL}	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.1		2.4		2.8		3.2		4.5	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^{3}	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High		1.9		2.2		2.5		2.9		4.1	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.3		3.9		5.4	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		6.6		7.6		8.6		10.1		14.2	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
d_{TLH}^{3}	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d _{THL} ³	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

Notes:

1. All –3 speed grades have been discontinued.

2. Delays based on 50 pF loading.

3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$ where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-37 • A54SX72A Timing Characteristics

(Worst-Case Commercial Condition	$V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_{J} = 70^{\circ}C$
----------------------------------	--

		-3 Speed*		-2 S	peed	-1 S	peed	Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Netwo	orks										
t _{нскн}	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t _{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t _{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f _{HMAX}	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t _{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t _{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t _{rcksw}	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t _{rcksw}	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t _{rcksw}	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant A	rray Clock Networks					-				-		-
t _{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
t _{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t _{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
t _{QCHKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

Note: *All –3 speed grades have been discontinued.

	100-	TQFP		100-TQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
1	GND	GND	GND	36	GND	GND	GND				
2	TDI, I/O	TDI, I/O	TDI, I/O	37	NC	NC	NC				
3	I/O	I/O	I/O	38	I/O	I/O	I/O				
4	I/O	I/O	I/O	39	HCLK	HCLK	HCLK				
5	I/O	I/O	I/O	40	I/O	I/O	I/O				
6	I/O	I/O	I/O	41	I/O	I/O	I/O				
7	TMS	TMS	TMS	42	I/O	I/O	I/O				
8	V _{CCI}	V _{CCI}	V _{CCI}	43	I/O	I/O	I/O				
9	GND	GND	GND	44	V _{CCI}	V _{CCI}	V _{CCI}				
10	I/O	I/O	I/O	45	I/O	I/O	I/O				
11	I/O	I/O	I/O	46	I/O	I/O	I/O				
12	I/O	I/O	I/O	47	I/O	I/O	I/O				
13	I/O	I/O	I/O	48	I/O	I/O	I/O				
14	I/O	I/O	I/O	49	TDO, I/O	TDO, I/O	TDO, I/O				
15	I/O	I/O	I/O	50	I/O	I/O	I/O				
16	TRST, I/O	TRST, I/O	TRST, I/O	51	GND	GND	GND				
17	I/O	I/O	I/O	52	I/O	I/O	I/O				
18	I/O	I/O	I/O	53	I/O	I/O	I/O				
19	I/O	I/O	I/O	54	I/O	I/O	I/O				
20	V _{CCI}	V _{CCI}	V _{CCI}	55	I/O	I/O	I/O				
21	I/O	I/O	I/O	56	I/O	I/O	I/O				
22	I/O	I/O	I/O	57	V _{CCA}	V _{CCA}	V _{CCA}				
23	I/O	I/O	I/O	58	V _{CCI}	V _{CCI}	V _{CCI}				
24	I/O	I/O	I/O	59	I/O	I/O	I/O				
25	I/O	I/O	I/O	60	I/O	I/O	I/O				
26	I/O	I/O	I/O	61	I/O	I/O	I/O				
27	I/O	I/O	I/O	62	I/O	I/O	I/O				
28	I/O	I/O	I/O	63	I/O	I/O	I/O				
29	I/O	I/O	I/O	64	I/O	I/O	I/O				
30	I/O	I/O	I/O	65	I/O	I/O	I/O				
31	I/O	I/O	I/O	66	I/O	I/O	I/O				
32	I/O	I/O	I/O	67	V _{CCA}	V _{CCA}	V _{CCA}				
33	I/O	I/O	I/O	68	GND	GND	GND				
34	PRB, I/O	PRB, I/O	PRB, I/O	69	GND	GND	GND				
35	V _{CCA}	V _{CCA}	V _{CCA}	70	I/O	I/O	I/O				



	144-Pi	n TQFP		144-Pin TQFP							
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function				
1	GND	GND	GND	38	I/O	I/O	I/O				
2	TDI, I/O	TDI, I/O	TDI, I/O	39	I/O	I/O	I/O				
3	I/O	I/O	I/O	40	I/O	I/O	I/O				
4	I/O	I/O	I/O	41	I/O	I/O	I/O				
5	I/O	I/O	I/O	42	I/O	I/O	I/O				
6	I/O	I/O	I/O	43	I/O	I/O	I/O				
7	I/O	I/O	I/O	44	V _{CCI}	V _{CCI}	V _{CCI}				
8	I/O	I/O	I/O	45	I/O	I/O	I/O				
9	TMS	TMS	TMS	46	I/O	I/O	I/O				
10	V _{CCI}	V _{CCI}	V _{CCI}	47	I/O	I/O	I/O				
11	GND	GND	GND	48	I/O	I/O	I/O				
12	I/O	I/O	I/O	49	I/O	I/O	I/O				
13	I/O	I/O	I/O	50	I/O	I/O	I/O				
14	I/O	I/O	I/O	51	I/O	I/O	I/O				
15	I/O	I/O	I/O	52	I/O	I/O	I/O				
16	I/O	I/O	I/O	53	I/O	I/O	I/O				
17	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O				
18	I/O	I/O	I/O	55	I/O	I/O	I/O				
19	NC	NC	NC	56	V _{CCA}	V _{CCA}	V _{CCA}				
20	V _{CCA}	V _{CCA}	V _{CCA}	57	GND	GND	GND				
21	I/O	I/O	I/O	58	NC	NC	NC				
22	TRST, I/O	TRST, I/O	TRST, I/O	59	I/O	I/O	I/O				
23	I/O	I/O	I/O	60	HCLK	HCLK	HCLK				
24	I/O	I/O	I/O	61	I/O	I/O	I/O				
25	I/O	I/O	I/O	62	I/O	I/O	I/O				
26	I/O	I/O	I/O	63	I/O	I/O	I/O				
27	I/O	I/O	I/O	64	I/O	I/O	I/O				
28	GND	GND	GND	65	I/O	I/O	I/O				
29	V _{CCI}	V _{CCI}	V _{CCI}	66	I/O	I/O	I/O				
30	V _{CCA}	V _{CCA}	V _{CCA}	67	I/O	I/O	I/O				
31	I/O	I/O	I/O	68	V _{CCI}	V _{CCI}	V _{CCI}				
32	I/O	I/O	I/O	69	I/O	I/O	I/O				
33	I/O	I/O	I/O	70	I/O	I/O	I/O				
34	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O				
35	I/O	I/O	I/O	72	I/O	I/O	I/O				
36	GND	GND	GND	73	GND	GND	GND				
37	I/O	I/O	I/O	74	I/O	I/O	I/O				



176-Pi	in TQFP
Pin Number	A54SX32A Function
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	CLKA
153	CLKB
154	NC
155	GND
156	V _{CCA}
157	PRA, I/O
158	I/O
159	I/O
160	I/O
161	I/O
162	I/O
163	I/O
164	I/O
165	I/O
166	I/O
167	I/O
168	I/O
169	V _{CCI}
170	I/O
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	TCK, I/O

329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
C	0	0	0	0	0	0	0	0	0	~	~	~	0	~	0	Õ	0	0	0	0	Õ	~	0
D	0	0	0	0	0	0	0	0	0	0	0	0	0	\bigcirc	0	0	0	0	0	0	~	~	0
E F	0	<u> </u>	0	<u> </u>																0	-	0	0
G	0	\sim	0	\sim																0	\sim	ž	0
н	ŏ	-	õ	-																õ	· ·	õ	0
ſ	Ō	Õ	Õ	Ō																Õ	Õ	Õ	Õ
к	0	Ο	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0
L	0	0	0	~						-	-	-	0	Ξ						0	0	0	0
M N	0		~	0						<u> </u>	$\tilde{}$	$\tilde{}$	O	~						0	~	~	0
P	0	0	0	0						-	-	-		-						\bigcirc	\sim	$\tilde{}$	\mathbf{O}
R	-	-	õ	<u> </u>						0	0	\cup		\cup						õ	-	õ	Ŭ
т	Õ	Õ	Õ	Õ																Õ	õ	õ	Õ
υ	0	0	0	0																0	Ο	0	0
V	0	Ο	Ο	Ο																Ο	Ο	Ο	0
W	-	-	0	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0	\sim	0	\sim
Y	0	0	0	0	\sim	~	-	_	-	-	-	-	-	_	_	_	-	-	\sim	0	-	~	~
AA AB	0	0	0	0	0	0	-	<u> </u>	-	-	-	-		-	<u> </u>	-	-	-	0	0		0	0
AC	0	0		~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-
L	\searrow	_	_	_	_	_	_	_	_	_		$\overline{}$		\sim	_	_	_	_	_	_		\sim	\leq

Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.



	256-Pi	n FBGA		256-Pin FBGA							
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function	Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function				
E11	I/O	I/O	I/O	G16	I/O	I/O	I/O				
E12	I/O	I/O	I/O	H1	I/O	I/O	I/O				
E13	NC	I/O	I/O	H2	I/O	I/O	I/O				
E14	I/O	I/O	I/O	H3	V _{CCA}	V _{CCA}	V _{CCA}				
E15	I/O	I/O	I/O	H4	TRST, I/O	TRST, I/O	TRST, I/O				
E16	I/O	I/O	I/O	H5	I/O	I/O	I/O				
F1	I/O	I/O	I/O	H6	V _{CCI}	V _{CCI}	V _{CCI}				
F2	I/O	I/O	I/O	H7	GND	GND	GND				
F3	I/O	I/O	I/O	H8	GND	GND	GND				
F4	TMS	TMS	TMS	H9	GND	GND	GND				
F5	I/O	I/O	I/O	H10	GND	GND	GND				
F6	I/O	I/O	I/O	H11	V _{CCI}	V _{CCI}	V _{CCI}				
F7	V _{CCI}	V _{CCI}	V _{CCI}	H12	I/O	I/O	I/O				
F8	V _{CCI}	V _{CCI}	V _{CCI}	H13	I/O	I/O	I/O				
F9	V _{CCI}	V _{CCI}	V _{CCI}	H14	I/O	I/O	I/O				
F10	V _{CCI}	V _{CCI}	V _{CCI}	H15	I/O	I/O	I/O				
F11	I/O	I/O	I/O	H16	NC	I/O	I/O				
F12	VCCA	VCCA	VCCA	J1	NC	I/O	I/O				
F13	I/O	I/O	I/O	J2	NC	I/O	I/O				
F14	I/O	I/O	I/O	J3	NC	I/O	I/O				
F15	I/O	I/O	I/O	J4	I/O	I/O	I/O				
F16	I/O	I/O	I/O	J5	I/O	I/O	I/O				
G1	NC	I/O	I/O	J6	V _{CCI}	V _{CCI}	V _{CCI}				
G2	I/O	I/O	I/O	J7	GND	GND	GND				
G3	NC	I/O	I/O	J8	GND	GND	GND				
G4	I/O	I/O	I/O	J9	GND	GND	GND				
G5	I/O	I/O	I/O	J10	GND	GND	GND				
G6	V _{CCI}	V _{CCI}	V _{CCI}	J11	V _{CCI}	V _{CCI}	V _{CCI}				
G7	GND	GND	GND	J12	I/O	I/O	I/O				
G8	GND	GND	GND	J13	I/O	I/O	I/O				
G9	GND	GND	GND	J14	I/O	I/O	I/O				
G10	GND	GND	GND	J15	I/O	I/O	I/O				
G11	V _{CCI}	V _{CCI}	V _{CCI}	J16	I/O	I/O	I/O				
G12	I/O	I/O	I/O	K1	I/O	I/O	I/O				
G13	GND	GND	GND	К2	I/O	I/O	I/O				
G14	NC	I/O	I/O	К3	NC	I/O	I/O				
G15	V _{CCA}	V _{CCA}	V _{CCA}	К4	V _{CCA}	V _{CCA}	V _{CCA}				

Previous Version	Changes in Current Version (v5.3)	Page						
v4.0	Table 2-12 was updated.	2-11						
(continued)	The was updated.	2-14						
	The "Sample Path Calculations" were updated.							
	Table 2-13 was updated.							
	Table 2-13 was updated.							
	All timing tables were updated.	2-18 to 2-52						
v3.0	The "Actel Secure Programming Technology with FuseLock™ Prevents Reverse Engineering and Design Theft" section was updated.	1-i						
	The "Ordering Information" section was updated.	1-ii						
	The "Temperature Grade Offering" section was updated.	1-iii						
	The Figure 1-1 • SX-A Family Interconnect Elements was updated.	1-1						
	The ""Clock Resources" section" was updated	1-5						
	The Table 1-1 • SX-A Clock Resources is new.	1-5						
	The "User Security" section is new.	1-7						
	The "I/O Modules" section was updated.	1-7						
	The Table 1-2 • I/O Features was updated.	1-8						
	The Table 1-3 • I/O Characteristics for All I/O Configurations is new.	1-8						
	The Table 1-4 • Power-Up Time at which I/Os Become Active is new	1-8						
	The Figure 1-12 • Device Selection Wizard is new.	1-9						
	The "Boundary-Scan Pin Configurations and Functions" section is new.	1-9						
	The Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved) is new.	1-11						
	The "SX-A Probe Circuit Control Pins" section was updated.	1-12						
	The "Design Considerations" section was updated.	1-12						
	The Figure 1-13 • Probe Setup was updated.	1-12						
	The Design Environment was updated.	1-13						
	The Figure 1-13 • Design Flow is new.	1-11						
	The "Absolute Maximum Ratings*" section was updated.	1-12						
	The "Recommended Operating Conditions" section was updated.	1-12						
	The "Electrical Specifications" section was updated.	1-12						
	The "2.5V LVCMOS2 Electrical Specifications" section was updated.	1-13						
	The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.							
	The "Pin Description" section was updated.	1-15						
v2.0.1	The "Design Environment" section has been updated.	1-13						
	The "I/O Modules" section, and Table 1-2 • I/O Features have been updated.	1-8						
	The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing numbers.	1-23						