



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-fg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Temperature Grade Offering

Package	A54SX08A	A54SX16A	A54SX32A	A54SX72A
PQ208	C,I,A,M	C,I,A,M	C,I,A,M	C,I,A,M
TQ100	C,I,A,M	C,I,A,M	C,I,A,M	
TQ144	C,I,A,M	C,I,A,M	C,I,A,M	
TQ176			C,I,M	
BG329			C,I,M	
FG144	C,I,A,M	C,I,A,M	C,I,A,M	
FG256		C,I,A,M	C,I,A,M	C,I,A,M
FG484			C,I,M	C,I,A,M
CQ208			C,M,B	C,M,B
CQ256			C,M,B	C,M,B

Notes:

- 1. C = Commercial
- 2. I = Industrial
- 3. A = Automotive
- 4. M = Military
- 5. B = MIL-STD-883 Class B
- 6. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
- 7. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Speed Grade and Temperature Grade Matrix

	F	Std	-1	-2	-3
Commercial	✓	✓	✓	1	Discontinued
Industrial		✓	✓	1	Discontinued
Automotive		✓			
Military		✓	✓		
MIL-STD-883B		✓	✓		

Notes:

- 1. For more information regarding automotive products, refer to the SX-A Automotive Family FPGAs datasheet.
- 2. For more information regarding Mil-Temp and ceramic packages, refer to the HiRel SX-A Family FPGAs datasheet.

Contact your Actel Sales representative for more information on availability.

v5.3

General Description


Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on 0.22 μm / 0.25 μm CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuse interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

v5.3 1-1

Logic Module Design

The SX-A family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX-A family provides two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable, using the S0 and S1 lines control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hardwired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions of up to five inputs (Figure 1-3). Inclusion of the DB input and its associated inverter function allows up to 4,000

different combinatorial functions to be implemented in a single module. An example of the flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays.

Module Organization

All C-cell and R-cell logic modules are arranged into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

Clusters are grouped together into SuperClusters (Figure 1-4 on page 1-3). SuperCluster 1 is a two-wide grouping of Type 1 Clusters. SuperCluster 2 is a two-wide group containing one Type 1 Cluster and one Type 2 Cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-2 • R-Cell




Figure 1-3 • C-Cell

1-2 v5.3




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v5.3




Figure 1-9 • SX-A QCLK Architecture




Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer

1-6 v5.3



Other Architectural Features

Technology

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22 μ / 0.25 μ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25 Ω with capacitance of 1.0 fF for low signal impedance.

Performance

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

User Security

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

I/O Modules

For a simplified I/O schematic, refer to Figure 1 in the application note, Actel eX, SX-A, and RTSX-S I/Os.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than V_{CCI} and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and V_{CCI} is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input. Each I/O module has an available power-up resistor of

approximately 50 k Ω that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os.* Just slightly before V_{CCA} reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

v5.3 1-7

Related Documents

Application Notes

Global Clock Networks in Actel's Antifuse Devices
http://www.actel.com/documents/GlobalClk_AN.pdf
Using A54SX72A and RT54SX72S Quadrant Clocks
http://www.actel.com/documents/QCLK_AN.pdf
Implementation of Security in Actel Antifuse FPGAs
http://www.actel.com/documents/Antifuse_Security_AN.pdf
Actel eX, SX-A, and RTSX-S I/Os
http://www.actel.com/documents/AntifuseIO_AN.pdf
Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications
http://www.actel.com/documents/HotSwapColdSparing_AN.pdf
Programming Antifuse Devices
http://www.actel.com/documents/AntifuseProgram_AN.pdf

Datasheets

HiRel SX-A Family FPGAs
http://www.actel.com/documents/HRSXA_DS.pdf
SX-A Automotive Family FPGAs
http://www.actel.com/documents/SXA_Auto_DS.pdf

User's Guides

Silicon Sculptor User's Guide http://www.actel.com/documents/SiliSculptII_Sculpt3_ug.pdf

1-14 v5.3

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JA} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

 θ_{JA} = Junction-to-air thermal resistance

 θ_{IC} = Junction-to-case thermal resistance

 T_1 = Junction temperature

 T_A = Ambient temperature

 T_C = Ambient temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

				θ_{JA}		
Package Type	Pin Count	θις	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) ¹	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader ²	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

Notes:

1. The A54SX08A PQ208 has no heat spreader.

2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions, V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std. S	Speed	-F Speed		
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	igation Delays ¹									
t _{PD}	Internal Array Module		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.4		0.6	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.5		0.6	ns
t _{RD2}	FO = 2 Routing Delay		0.5		0.5		0.6		8.0	ns
t _{RD3}	FO = 3 Routing Delay		0.6		0.7		8.0		1.1	ns
t _{RD4}	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t _{RD8}	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t _{RD12}	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns
R-Cell Timin	g	I								
t _{RCO}	Sequential Clock-to-Q		0.7		0.8		0.9		1.3	ns
t_{CLR}	Asynchronous Clear-to-Q		0.6		0.6		0.8		1.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.7		0.9		1.2	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.7		0.8		0.9		1.2		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.5		1.8		2.5		ns
t _{RECASYN}	Asynchronous Recovery Time	0.4		0.4		0.5		0.7		ns
t _{HASYN}	Asynchronous Hold Time	0.3		0.3		0.4		0.6		ns
t _{MPW}	Clock Pulse Width	1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays	<u> </u>		1						
t _{INYH}	Input Data Pad to Y High 2.5 V LVCMOS		0.8		0.9		1.0		1.4	ns
t _{INYL}	Input Data Pad to Y Low 2.5 V LVCMOS		1.0		1.2		1.4		1.9	ns
t _{INYH}	Input Data Pad to Y High 3.3 V PCI		0.6		0.6		0.7		1.0	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V PCI		0.7		0.8		0.9		1.3	ns
t _{INYH}	Input Data Pad to Y High 3.3 V LVTTL		0.7		0.7		0.9		1.2	ns
t _{INYL}	Input Data Pad to Y Low 3.3 V LVTTL		1.0		1.1		1.3		1.8	ns

Notes:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-18 v5.3

Table 2-19 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
3.3 V PCI Ou	tput Module Timing ¹	•								
t _{DLH}	Data-to-Pad Low to High		2.2		2.4		2.9		4.0	ns
t _{DHL}	Data-to-Pad High to Low		2.3		2.6		3.1		4.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		1.7		1.9		2.2		3.1	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.2		2.4		2.9		4.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.8		3.2		3.8		5.3	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.3		2.6		3.1		4.3	ns
d_{TLH}^2	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
3.3 V LVTTL (Output Module Timing ³	•								
t _{DLH}	Data-to-Pad Low to High		3.0		3.4		4.0		5.6	ns
t _{DHL}	Data-to-Pad High to Low		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		10.4		11.8		13.8		19.3	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.6		2.9		3.4		4.8	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew		18.9		21.3		25.4		34.9	ns
t _{ENZH}	Enable-to-Pad, Z to H		3		3.4		4		5.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		3.3		3.7		4.4		6.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		3		3.3		3.9		5.5	ns
d_{TLH}^2	Delta Low to High		0.03		0.03		0.04		0.045	ns/pF
d_{THL}^2	Delta High to Low		0.015		0.015		0.015		0.025	ns/pF
d_{THLS}^2	Delta High to Low—low slew		0.053		0.067		0.073		0.107	ns/pF

Notes:

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.

2-24 v5.3

^{1.} Delays based on 10 pF loading and 25 Ω resistance.

^{2.} To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} - 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

Table 2-22 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 S _I	peed*	-2 S	peed	-1 S	peed	Std.	Speed	-F Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks		ı								
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.2		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.7	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f _{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks	•										
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.6		2.2	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		8.0		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

2-28 v5.3

Table 2-23 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

		-3 S _I	peed*	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated ((Hardwired) Array Clock Netwo	rks										
t _{HCKH}	Input Low to High (Pad to R-cell Input)		1.2		1.4		1.6		1.8		2.8	ns
t _{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.1		1.3		1.5		2.2	ns
t _{HPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{HPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.4		0.4		0.6	ns
t _{HP}	Minimum Period	2.8		3.4		3.8		4.4		6.0		ns
f_{HMAX}	Maximum Frequency		357		294		263		227		167	MHz
Routed Arr	ay Clock Networks											
t _{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.2		1.3		1.5		2.1	ns
t _{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		1.1		1.3		1.4		1.7		2.3	ns
t _{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.3		1.5		1.7		2.4	ns
t _{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.7	ns
t _{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.0		2.8	ns
t _{RPWH}	Minimum Pulse Width High	1.4		1.7		1.9		2.2		3.0		ns
t _{RPWL}	Minimum Pulse Width Low	1.4		1.7		1.9		2.2		3.0		ns
t _{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (50% Load)		0.8		0.9		1.0		1.2		1.7	ns
t _{RCKSW}	Maximum Skew (100% Load)		1.0		1.1		1.3		1.5		2.1	ns

Note: *All –3 speed grades have been discontinued.

Table 2-25 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.25 V, T_J = 70°C)

		-3 S _l	oeed ¹	-2 S	peed	-1 S	peed	Std. Speed		-F Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2, 3}											
t _{DLH}	Data-to-Pad Low to High		3.4		3.9		4.5		5.2		7.3	ns
t _{DHL}	Data-to-Pad High to Low		2.6		3.0		3.3		3.9		5.5	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.6		13.4		15.2		17.9		25.0	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.4		3.9		4.5		5.2		7.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.6		3.0		3.3		3.9		5.5	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

Table 2-26 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 3.0 V, T_J = 70°C)

Description	Min. Ma		-3 Speed ¹ -2 Speed -1 Speed		-1 Speed Std. Speed			-F Speed		
44 B.C		c. Min	. Max.	Min. Max.	Min. I	Max.	Min.	Max.	Units	
tput Module Timing ²										
Data-to-Pad Low to High	2.0		2.3	2.6		3.1		4.3	ns	
Data-to-Pad High to Low	2.2		2.5	2.8		3.3		4.6	ns	
Enable-to-Pad, Z to L	1.4		1.7	1.9		2.2		3.1	ns	
Enable-to-Pad, Z to H	2.0		2.3	2.6		3.1		4.3	ns	
Enable-to-Pad, L to Z	2.5		2.8	3.2		3.8		5.3	ns	
Enable-to-Pad, H to Z	2.2		2.5	2.8		3.3		4.6	ns	
Delta Low to High	0.02	5	0.03	0.03		0.04		0.045	ns/pF	
Delta High to Low	0.0	5	0.015	0.015	(0.015		0.025	ns/pF	
Output Module Timing ⁴										
Data-to-Pad Low to High	2.8		3.2	3.6		4.3		6.0	ns	
Data-to-Pad High to Low	2.7		3.1	3.5		4.1		5.7	ns	
Data-to-Pad High to Low—low slew	9.5		10.9	12.4		14.6		20.4	ns	
Enable-to-Pad, Z to L	2.2		2.6	2.9		3.4		4.8	ns	
Enable-to-Pad, Z to L—low slew	15.	3	18.9	21.3		25.4		34.9	ns	
Enable-to-Pad, Z to H	2.8		3.2	3.6		4.3		6.0	ns	
Enable-to-Pad, L to Z	2.9		3.3	3.7		4.4		6.2	ns	
Enable-to-Pad, H to Z	2.7		3.1	3.5		4.1		5.7	ns	
Delta Low to High	0.02	5	0.03	0.03		0.04		0.045	ns/pF	
Delta High to Low	0.0	5	0.015	0.015	(0.015		0.025	ns/pF	
Delta High to Low—low slew	0.0	3	0.053	0.067	(0.073		0.107	ns/pF	
	Data-to-Pad High to Low Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Delta High to Low Dutput Module Timing ⁴ Data-to-Pad Low to High Data-to-Pad High to Low Data-to-Pad High to Low—low slew Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Delta High to Low	Data-to-Pad High to Low Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad Low to High Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad, Z to L Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad, Da	Data-to-Pad High to Low Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad Low to High Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low Data-to-Pad High to Low—low slew Enable-to-Pad, Z to L Enable-to-Pad, Z to H Enable-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Data-to-Pad, L to Z Enable-to-Pad, H to Z Delta Low to High Delta Low to High Double-to-Pad, H to Z Delta Low to High Delta High to Low Double-to-Pad, H to Z Delta Low to High Delta High to Low Double-to-Pad, H to Z Delta Low to High Delta High to Low Double-to-Pad, H to Z Delta High to Low Double-to-Pad, H to Z	Data-to-Pad High to Low 2.2 2.5 Enable-to-Pad, Z to L 1.4 1.7 Enable-to-Pad, Z to H 2.0 2.3 Enable-to-Pad, L to Z 2.5 2.8 Enable-to-Pad, H to Z 2.2 2.5 Delta Low to High 0.025 0.03 Delta High to Low 0.015 0.015 Data-to-Pad Low to High 2.8 3.2 Data-to-Pad High to Low 2.7 3.1 Data-to-Pad High to Low—low slew 9.5 10.9 Enable-to-Pad, Z to L 2.2 2.6 Enable-to-Pad, Z to L—low slew 15.8 18.9 Enable-to-Pad, Z to H 2.8 3.2 Enable-to-Pad, L to Z 2.9 3.3 Enable-to-Pad, H to Z 2.7 3.1 Delta Low to High 0.025 0.03 Delta High to Low 0.015 0.015	Data-to-Pad High to Low 2.2 2.5 2.8 Enable-to-Pad, Z to L 1.4 1.7 1.9 Enable-to-Pad, Z to H 2.0 2.3 2.6 Enable-to-Pad, L to Z 2.5 2.8 3.2 Enable-to-Pad, H to Z 2.2 2.5 2.8 Delta Low to High 0.025 0.03 0.03 Delta High to Low 0.015 0.015 0.015 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 Data-to-Pad High to Low 2.7 3.1 3.5 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, H to Z 2.7 3.1 3.5 Delta Low to High 0.025 0.03 0.03 Delta Low to High 0.025 0.03 0.015 <td>Data-to-Pad High to Low 2.2 2.5 2.8 Enable-to-Pad, Z to L 1.4 1.7 1.9 Enable-to-Pad, Z to H 2.0 2.3 2.6 Enable-to-Pad, L to Z 2.5 2.8 3.2 Enable-to-Pad, H to Z 2.2 2.5 2.8 Delta Low to High 0.025 0.03 0.03 Delta High to Low 0.015 0.015 0.015 Output Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 Data-to-Pad High to Low 2.7 3.1 3.5 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 Enable-to-Pad, Z to H 2.8 3.2 3.6 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, L to Z 2.7 3.1 3.5 Delta Low to High 0.025 0.03 0.03</td> <td>Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, Z to H 2.8 3.2 3.6 4.3 Enable-to-Pad, L to Z 2.9</td> <td>Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, L to Z 2.9 3.3 3.7 4.4 Enable-to-Pad, L to Z 2.7</td> <td>Data-to-Pad High to Low 2.2 2.5 2.8 3.3 4.6 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 3.1 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 4.3 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 5.3 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 4.6 Delta Low to High 0.025 0.03 0.03 0.04 0.045 Delta High to Low 0.015 0.015 0.015 0.015 0.015 0.025 Dutput Module Timing⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 6.0 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 5.7 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 20.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 4.8 Enable-to-Pad, Z to H 2.8 3.2 3.6</td>	Data-to-Pad High to Low 2.2 2.5 2.8 Enable-to-Pad, Z to L 1.4 1.7 1.9 Enable-to-Pad, Z to H 2.0 2.3 2.6 Enable-to-Pad, L to Z 2.5 2.8 3.2 Enable-to-Pad, H to Z 2.2 2.5 2.8 Delta Low to High 0.025 0.03 0.03 Delta High to Low 0.015 0.015 0.015 Output Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 Data-to-Pad High to Low 2.7 3.1 3.5 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 Enable-to-Pad, Z to H 2.8 3.2 3.6 Enable-to-Pad, L to Z 2.9 3.3 3.7 Enable-to-Pad, L to Z 2.7 3.1 3.5 Delta Low to High 0.025 0.03 0.03	Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, Z to H 2.8 3.2 3.6 4.3 Enable-to-Pad, L to Z 2.9	Data-to-Pad High to Low 2.2 2.5 2.8 3.3 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 Delta Low to High 0.025 0.03 0.03 0.04 Delta High to Low 0.015 0.015 0.015 0.015 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 Enable-to-Pad, Z to L—low slew 15.8 18.9 21.3 25.4 Enable-to-Pad, L to Z 2.9 3.3 3.7 4.4 Enable-to-Pad, L to Z 2.7	Data-to-Pad High to Low 2.2 2.5 2.8 3.3 4.6 Enable-to-Pad, Z to L 1.4 1.7 1.9 2.2 3.1 Enable-to-Pad, Z to H 2.0 2.3 2.6 3.1 4.3 Enable-to-Pad, L to Z 2.5 2.8 3.2 3.8 5.3 Enable-to-Pad, H to Z 2.2 2.5 2.8 3.3 4.6 Delta Low to High 0.025 0.03 0.03 0.04 0.045 Delta High to Low 0.015 0.015 0.015 0.015 0.015 0.025 Dutput Module Timing ⁴ Data-to-Pad Low to High 2.8 3.2 3.6 4.3 6.0 Data-to-Pad High to Low 2.7 3.1 3.5 4.1 5.7 Data-to-Pad High to Low—low slew 9.5 10.9 12.4 14.6 20.4 Enable-to-Pad, Z to L 2.2 2.6 2.9 3.4 4.8 Enable-to-Pad, Z to H 2.8 3.2 3.6	

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 10 pF loading and 25 Ω resistance.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load} * d_{T[LH|HL]HLS]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

2-32 v5.3

Table 2-27 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 4.75 V, T_J = 70°C)

		-3 Spee	d ¹	-2 S _I	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min. M	ax.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
5 V PCI Out	put Module Timing ²											
t _{DLH}	Data-to-Pad Low to High	2	2.2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low	2	8.		3.2		3.6		4.2		5.9	ns
t _{ENZL}	Enable-to-Pad, Z to L	1	.3		1.5		1.7		2.0		2.8	ns
t _{ENZH}	Enable-to-Pad, Z to H	2	2.2		2.5		2.8		3.3		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3	3.0		3.5		3.9		4.6		6.4	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2	8.8		3.2		3.6		4.2		5.9	ns
d_{TLH}^3	Delta Low to High	0.0	016		0.016		0.02		0.022		0.032	ns/pF
d_{THL}^{3}	Delta High to Low	0.0	026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing ⁴											
t _{DLH}	Data-to-Pad Low to High	2	2		2.5		2.8		3.3		4.6	ns
t _{DHL}	Data-to-Pad High to Low	2	8.		3.2		3.6		4.2		5.9	ns
t _{DHLS}	Data-to-Pad High to Low—low slew	6	5.7		7.7		8.7		10.2		14.3	ns
t _{ENZL}	Enable-to-Pad, Z to L	2	1.1		2.4		2.7		3.2		4.5	ns
t _{ENZLS}	Enable-to-Pad, Z to L—low slew	7	'.4		8.4		9.5		11.0		15.4	ns
t _{ENZH}	Enable-to-Pad, Z to H	1	.9		2.2		2.5		2.9		4.1	ns
t _{ENLZ}	Enable-to-Pad, L to Z	3	3.6		4.2		4.7		5.6		7.8	ns
t _{ENHZ}	Enable-to-Pad, H to Z	2	2.5		2.9		3.3		3.9		5.4	ns
d_{TLH}^3	Delta Low to High	0.0	014		0.017		0.017		0.023		0.031	ns/pF
d_{THL}^3	Delta High to Low	0.0	023		0.029		0.031		0.037		0.051	ns/pF
d _{THLS} ³	Delta High to Low—low slew	0.0	043		0.046		0.057		0.066		0.089	ns/pF

Notes:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 50 pF loading.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/ns] = (0.1*V_{CCI} 0.9*V_{CCI})/ (C_{load} * d_{T[LH|HL|HLS]}) where C_{load} is the load capacitance driven by the I/O in pF d_{T[LH|HL|HLS]} is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-32 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V_{CCA} = 2.25 V, V_{CCI} = 2.3 V, T_J = 70°C)

		-3 Sp	eed ¹	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V LVCM	OS Output Module Timing ^{2,3}											•
t _{DLH}	Data-to-Pad Low to High		3.3		3.8		4.2		5.0		7.0	ns
t _{DHL}	Data-to-Pad High to Low		2.5		2.9		3.2		3.8		5.3	ns
t _{DHLS}	Data-to-Pad High to Low—low slew		11.1		12.8		14.5		17.0		23.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.4		2.8		3.2		3.7		5.2	ns
t _{ENZLS}	Data-to-Pad, Z to L—low slew		11.8		13.7		15.5		18.2		25.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.2		5.0		7.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.1		2.5		2.8		3.3		4.7	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.5		2.9		3.2		3.8		5.3	ns
d_{TLH}^{4}	Delta Low to High		0.031		0.037		0.043		0.051		0.071	ns/pF
d_{THL}^{4}	Delta High to Low		0.017		0.017		0.023		0.023		0.037	ns/pF
d_{THLS}^{4}	Delta High to Low—low slew		0.057		0.06		0.071		0.086		0.117	ns/pF

Note:

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 35 pF loading.
- 3. The equivalent IO Attribute settings for 2.5 V LVCMOS is 2.5 V LVTTL in the software.
- 4. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation: Slew Rate [V/Ins] = $(0.1*V_{CCI} 0.9*V_{CCI})'$ ($C_{load}*d_{T[LH|HL|S]}$) where C_{load} is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.



100-TQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
71	I/O	I/O	1/0		
72	I/O	I/O	I/O		
73	I/O	I/O	1/0		
74	I/O	I/O	1/0		
75	I/O	I/O	I/O		
76	I/O	1/0	1/0		
77	I/O	1/0	1/0		
78	I/O	I/O	1/0		
79	I/O	I/O	1/0		
80	I/O	1/0	1/0		
81	I/O	1/0	1/0		
82	V _{CCI}	V _{CCI}	V _{CCI}		
83	I/O	I/O	1/0		
84	I/O	I/O	1/0		
85	I/O	I/O	1/0		
86	I/O	1/0	I/O		
87	CLKA	CLKA	CLKA		
88	CLKB	CLKB	CLKB		
89	NC	NC	NC		
90	V _{CCA}	V _{CCA}	V _{CCA}		
91	GND	GND	GND		
92	PRA, I/O	PRA, I/O	PRA, I/O		
93	I/O	I/O	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	1/0		
96	I/O	I/O	I/O		
97	I/O	I/O	I/O		
98	I/O	I/O	1/0		
99	I/O	1/0	1/0		
100	TCK, I/O	TCK, I/O	TCK, I/O		

ν5.3 3-7

144-Pin TQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
75	I/O	1/0	I/O		
76	I/O	I/O	1/0		
77	I/O	I/O	I/O		
78	I/O	1/0	1/0		
79	V_{CCA}	V_{CCA}	V_{CCA}		
80	V _{CCI}	V _{CCI}	V_{CCI}		
81	GND	GND	GND		
82	I/O	I/O	I/O		
83	I/O	1/0	I/O		
84	I/O	I/O	I/O		
85	I/O	I/O	I/O		
86	I/O	I/O	1/0		
87	I/O	1/0	I/O		
88	I/O	I/O	1/0		
89	V _{CCA}	V_{CCA}	V_{CCA}		
90	NC	NC	NC		
91	I/O	I/O	1/0		
92	I/O	I/O	I/O		
93	I/O	1/0	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	I/O		
96	I/O	I/O	I/O		
97	I/O	I/O	I/O		
98	V _{CCA}	V_{CCA}	V_{CCA}		
99	GND	GND	GND		
100	I/O	I/O	I/O		
101	GND	GND	GND		
102	V _{CCI}	V_{CCI}	V _{CCI}		
103	I/O	I/O	I/O		
104	I/O	1/0	I/O		
105	I/O	I/O	I/O		
106	I/O	1/0	I/O		
107	I/O	1/0	I/O		
108	I/O	1/0	I/O		
109	GND	GND	GND		
110	I/O	1/0	I/O		

144-Pin TQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
111	I/O	I/O	I/O		
112	I/O	I/O	I/O		
113	I/O	I/O	I/O		
114	I/O	1/0	1/0		
115	V _{CCI}	V _{CCI}	V _{CCI}		
116	I/O	1/0	1/0		
117	I/O	I/O	1/0		
118	I/O	1/0	1/0		
119	I/O	1/0	1/0		
120	I/O	I/O	1/0		
121	I/O	I/O	1/0		
122	I/O	1/0	1/0		
123	I/O	I/O	1/0		
124	I/O	1/0	1/0		
125	CLKA	CLKA	CLKA		
126	CLKB	CLKB	CLKB		
127	NC	NC	NC		
128	GND	GND	GND		
129	V_{CCA}	V_{CCA}	V_{CCA}		
130	1/0	1/0	1/0		
131	PRA, I/O	PRA, I/O	PRA, I/O		
132	1/0	1/0	1/0		
133	1/0	1/0	1/0		
134	1/0	1/0	1/0		
135	1/0	1/0	1/0		
136	1/0	1/0	1/0		
137	1/0	1/0	1/0		
138	1/0	1/0	1/0		
139	I/O	1/0	1/0		
140	V _{CCI}	V _{CCI}	V _{CCI}		
141	1/0	1/0	1/0		
142	I/O	1/0	1/0		
143	1/0	1/0	1/0		
144	TCK, I/O	TCK, I/O	TCK, I/O		

3-10 v5.3

144-Pin FBGA




Figure 3-6 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-18 v5.3

256-Pin FBGA




Figure 3-7 • 256-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

v5.3 3-21