

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	203
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-fg256m

Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V_{CCA} and V_{CCI} do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the V_{CCA} voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, *Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications*.

Table 1-2 • I/O Features

Function	Description
Input Buffer Threshold Selections	<ul style="list-style-type: none"> • 5 V: PCI, TTL • 3.3 V: PCI, LVTTL • 2.5 V: LVCMOS2 (commercial only)
Flexible Output Driver	<ul style="list-style-type: none"> • 5 V: PCI, TTL • 3.3 V: PCI, LVTTL • 2.5 V: LVCMOS2 (commercial only)
Output Buffer	<p>"Hot-Swap" Capability (3.3 V PCI is not hot swappable)</p> <ul style="list-style-type: none"> • I/O on an unpowered device does not sink current • Can be used for "cold-sparing" <p>Selectable on an individual I/O basis</p> <p>Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.</p>
Power-Up	<p>Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate)</p> <p>Enables deterministic power-up of device</p> <p>V_{CCA} and V_{CCI} can be powered in any order</p>

Table 1-3 • I/O Characteristics for All I/O Configurations

	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	0.25 V/ μ s	0.025 V/ μ s	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μ s	μ s	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2

SX-A Probe Circuit Control Pins

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a $70\ \Omega$ series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The $70\ \Omega$ series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
V_{OH}	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -1 \text{ mA}$)	0.9 V_{CCI}	0.9 V_{CCI}		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -8 \text{ mA}$)	2.4	2.4		V	
V_{OL}	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 1 \text{ mA}$)	0.4	0.4		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 12 \text{ mA}$)	0.4	0.4		V	
V_{IL}	Input Low Voltage		0.8	0.8		V	
V_{IH}	Input High Voltage		2.0	5.75	2.0	5.75	V
I_{IL}/I_{IH}	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	μA
I_{OZ}	Tristate Output Leakage Current		-10	10	-10	10	μA
t_R, t_F	Input Transition Time t_R, t_F		10	10		ns	
C_{IO}	I/O Capacitance		10	10		pF	
I_{CC}	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
V_{OH}	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -100 \mu\text{A}$)	2.1	2.1		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -1 \text{ mA}$)	2.0	2.0		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OH} = -2 \text{ mA}$)	1.7	1.7		V	
V_{OL}	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 100 \mu\text{A}$)	0.2	0.2		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 1 \text{ mA}$)	0.4	0.4		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	($I_{OL} = 2 \text{ mA}$)	0.7	0.7		V	
V_{IL}	Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$		-0.3	0.7	-0.3	0.7	V
V_{IH}	Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$		1.7	5.75	1.7	5.75	V
I_{IL}/I_{IH}	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	μA
I_{OZ}	Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$		-10	10	-10	10	μA
t_R, t_F	Input Transition Time t_R, t_F		10	10		ns	
C_{IO}	I/O Capacitance		10	10		pF	
I_{CC}	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

Note: *The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Guidelines for Estimating Power

The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation:

Logic Modules (m) = 20% of modules

Inputs Switching (n) = Number inputs/4

Outputs Switching (p) = Number of outputs/4

CLKA Loads (q1) = 20% of R-cells

CLKB Loads (q2) = 20% of R-cells

Load Capacitance (CL) = 35 pF

Average Logic Module Switching Rate (fm) = f/10

Average Input Switching Rate (fn) = f/5

Average Output Switching Rate (fp) = f/10

Average CLKA Rate (fq1) = f/2

Average CLKB Rate (fq2) = f/2

Average HCLK Rate (fs1) = f

HCLK loads (s1) = 20% of R-cells

To assist customers in estimating the power dissipations of their designs, Actel has published the *eX, SX-A and RT54SX-S Power Calculator* worksheet.

Table 2-16 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed		-1 Speed		Std. Speed	-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks									
t_{HCKH}	Input Low to High (Pad to R-cell Input)		1.3		1.5		1.7		2.6 ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)		1.1		1.3		1.5		2.2 ns
t_{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9	ns
t_{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9	ns
t_{HCKSW}	Maximum Skew		0.4		0.5		0.5		0.8 ns
t_{HP}	Minimum Period	3.2		3.6		4.2		5.8	ns
f_{HMAX}	Maximum Frequency		313		278		238		172 MHz
Routed Array Clock Networks									
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5 ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2 ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)		0.8		0.9		1.1		1.5 ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2 ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		1.9 ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		1.2		1.3		1.6		2.2 ns
t_{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9	ns
t_{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9	ns
t_{RCKSW}	Maximum Skew (Light Load)		0.7		0.8		0.9		1.3 ns
t_{RCKSW}	Maximum Skew (50% Load)		0.7		0.8		0.9		1.3 ns
t_{RCKSW}	Maximum Skew (100% Load)		0.8		0.9		1.1		1.5 ns

Table 2-17 • A54SX08A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-2 Speed		-1 Speed		Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	Max.	
Dedicated (Hardwired) Array Clock Networks								
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.2		1.3		1.5		2.3 ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)		1.0		1.2		1.4 2.0 ns	
t_{HPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9 ns
t_{HPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9 ns
t_{HCKSW}	Maximum Skew		0.4		0.4		0.5 0.8 ns	
t_{HP}	Minimum Period	3.2		3.6		4.2		5.8 ns
f_{HMAX}	Maximum Frequency		313		278		238 172 MHz	
Routed Array Clock Networks								
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	0.9		1.0		1.2		1.7 ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.5		1.7		2.0 2.7 ns	
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	0.9		1.0		1.2		1.7 ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	1.5		1.7		2.0		2.7 ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	1.1		1.3		1.5		2.1 ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	1.6		1.8		2.1		2.9 ns
t_{RPWH}	Minimum Pulse Width High	1.6		1.8		2.1		2.9 ns
t_{RPWL}	Minimum Pulse Width Low	1.6		1.8		2.1		2.9 ns
t_{RCKSW}	Maximum Skew (Light Load)		0.8		0.9		1.1 1.5 ns	
t_{RCKSW}	Maximum Skew (50% Load)	0.8		1.0		1.1		1.5 ns
t_{RCKSW}	Maximum Skew (100% Load)	0.9		1.0		1.2		1.7 ns

Table 2-21 • A54SX16A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions, $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
t_{INYH}	Input Data Pad to Y High 5 V PCI	0.5	0.5	0.6	0.7	0.9	ns
t_{INYL}	Input Data Pad to Y Low 5 V PCI	0.7	0.8	0.9	1.1	1.5	ns
t_{IYH}	Input Data Pad to Y High 5 V TTL	0.5	0.5	0.6	0.7	0.9	ns
t_{IYL}	Input Data Pad to Y Low 5 V TTL	0.7	0.8	0.9	1.1	1.5	ns
Input Module Predicted Routing Delays²							
t_{IRD1}	FO = 1 Routing Delay	0.3	0.3	0.3	0.4	0.6	ns
t_{IRD2}	FO = 2 Routing Delay	0.4	0.5	0.5	0.6	0.8	ns
t_{IRD3}	FO = 3 Routing Delay	0.5	0.6	0.7	0.8	1.1	ns
t_{IRD4}	FO = 4 Routing Delay	0.7	0.8	0.9	1.0	1.4	ns
t_{IRD8}	FO = 8 Routing Delay	1.2	1.4	1.5	0.8	2.5	ns
t_{IRD12}	FO = 12 Routing Delay	1.7	2.0	2.2	2.6	3.6	ns

Notes:

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-23 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.3	1.5	2.2	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
t_{HCKSW}	Maximum Skew	0.3	0.3	0.4	0.4	0.6	ns
t_{HP}	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
f_{HMAX}	Maximum Frequency	357	294	263	227	167	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.5	2.1	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.4	1.7	2.3	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.7	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
t_{RCKSW}	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
t_{RCKSW}	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
t_{RCKSW}	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

Note: *All -3 speed grades have been discontinued.

Table 2-26 • A54SX16A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
3.3 V PCI Output Module Timing²							
t_{DLH}	Data-to-Pad Low to High	2.0	2.3	2.6	3.1	4.3	ns
t_{DHL}	Data-to-Pad High to Low	2.2	2.5	2.8	3.3	4.6	ns
t_{ENZL}	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.0	2.3	2.6	3.1	4.3	ns
t_{ENLZ}	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.2	2.5	2.8	3.3	4.6	ns
d_{TLH}^3	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d_{THL}^3	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
3.3 V LVTTL Output Module Timing⁴							
t_{DLH}	Data-to-Pad Low to High	2.8	3.2	3.6	4.3	6.0	ns
t_{DHL}	Data-to-Pad High to Low	2.7	3.1	3.5	4.1	5.7	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	9.5	10.9	12.4	14.6	20.4	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.8	3.2	3.6	4.3	6.0	ns
t_{ENLZ}	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.7	3.1	3.5	4.1	5.7	ns
d_{TLH}^3	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d_{THL}^3	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
d_{THLS}^3	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-29 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 2.25\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
Dedicated (Hardwired) Array Clock Networks							
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)	1.7	2.0	2.2	2.6	4.0	ns
t_{HPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{HPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{HCKSW}	Maximum Skew	0.6	0.6	0.7	0.8	1.3	ns
t_{HP}	Minimum Period	2.8	3.2	3.6	4.2	5.8	ns
f_{HMAX}	Maximum Frequency	357	313	278	238	172	MHz
Routed Array Clock Networks							
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.2	2.5	2.9	3.4	4.7	ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)	2.1	2.4	2.7	3.2	4.4	ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.1	ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)	2.2	2.5	2.8	3.3	4.6	ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	2.5	2.9	3.2	3.8	5.3	ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)	2.4	2.7	3.1	3.6	5.0	ns
t_{RPWH}	Minimum Pulse Width High	1.4	1.6	1.8	2.1	2.9	ns
t_{RPWL}	Minimum Pulse Width Low	1.4	1.6	1.8	2.1	2.9	ns
t_{RCKSW}	Maximum Skew (Light Load)	1.0	1.1	1.3	1.5	2.1	ns
t_{RCKSW}	Maximum Skew (50% Load)	0.9	1.0	1.2	1.4	1.9	ns
t_{RCKSW}	Maximum Skew (100% Load)	0.9	1.0	1.2	1.4	1.9	ns

Note: *All -3 speed grades have been discontinued.

Table 2-33 • A54SX32A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
3.3 V PCI Output Module Timing²							
t_{DLH}	Data-to-Pad Low to High	1.9	2.2	2.4	2.9	4.0	ns
t_{DHL}	Data-to-Pad High to Low	2.0	2.3	2.6	3.1	4.3	ns
t_{ENZL}	Enable-to-Pad, Z to L	1.4	1.7	1.9	2.2	3.1	ns
t_{ENZH}	Enable-to-Pad, Z to H	1.9	2.2	2.4	2.9	4.0	ns
t_{ENLZ}	Enable-to-Pad, L to Z	2.5	2.8	3.2	3.8	5.3	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.0	2.3	2.6	3.1	4.3	ns
d_{TLH}^3	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d_{THL}^3	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
3.3 V LVTTL Output Module Timing⁴							
t_{DLH}	Data-to-Pad Low to High	2.6	3.0	3.4	4.0	5.6	ns
t_{DHL}	Data-to-Pad High to Low	2.6	3.0	3.3	3.9	5.5	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	9.0	10.4	11.8	13.8	19.3	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.2	2.6	2.9	3.4	4.8	ns
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	15.8	18.9	21.3	25.4	34.9	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.6	3.0	3.4	4.0	5.6	ns
t_{ENLZ}	Enable-to-Pad, L to Z	2.9	3.3	3.7	4.4	6.2	ns
t_{ENHZ}	Enable-to-Pad, H to Z	2.6	3.0	3.3	3.9	5.5	ns
d_{TLH}^3	Delta Low to High	0.025	0.03	0.03	0.04	0.045	ns/pF
d_{THL}^3	Delta High to Low	0.015	0.015	0.015	0.015	0.025	ns/pF
d_{THLS}^3	Delta High to Low—low slew	0.053	0.053	0.067	0.073	0.107	ns/pF

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 10 pF loading and 25 Ω resistance.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF.
 $d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-37 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*		-2 Speed		-1 Speed		Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Dedicated (Hardwired) Array Clock Networks										
t_{HCKH}	Input Low to High (Pad to R-cell Input)	1.6		1.9		2.1		2.5		3.8 ns
t_{HCKL}	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5	3.8 ns
t_{HPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2 ns
t_{HPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2 ns
t_{HCKSW}	Maximum Skew		1.4		1.6		1.8		2.1	3.3 ns
t_{HP}	Minimum Period	3.0		3.4		4.0		4.6		6.4 ns
f_{HMAX}	Maximum Frequency		333		294		250		217	156 MHz
Routed Array Clock Networks										
t_{RCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	2.2		2.6		2.9		3.4		4.8 ns
t_{RCKL}	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3	6.0 ns
t_{RCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	2.4		2.8		3.2		3.7		5.2 ns
t_{RCKL}	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5	6.2 ns
t_{RCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	2.6		3.0		3.4		4.0		5.6 ns
t_{RCKL}	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8	6.7 ns
t_{RPWH}	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2 ns
t_{RPWL}	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2 ns
t_{RCKSW}	Maximum Skew (Light Load)		1.9		2.2		2.5		3	4.1 ns
t_{RCKSW}	Maximum Skew (50% Load)	1.9		2.1		2.4		2.8		3.9 ns
t_{RCKSW}	Maximum Skew (100% Load)	1.9		2.1		2.4		2.8		3.9 ns
Quadrant Array Clock Networks										
t_{QCKH}	Input Low to High (Light Load) (Pad to R-cell Input)	1.3		1.5		1.7		1.9		2.7 ns
t_{QCHKL}	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2	2.8 ns
t_{QCKH}	Input Low to High (50% Load) (Pad to R-cell Input)	1.5		1.7		1.9		2.2		3.1 ns
t_{QCHKL}	Input High to Low (50% Load) (Pad to R-cell Input)	1.5		1.8		2		2.3		3.2 ns

Note: *All -3 speed grades have been discontinued.

Table 2-38 • A54SX72A Timing Characteristics (Continued)
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed*	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
t_{QCKH}	Input Low to High (100% Load) (Pad to R-cell Input)	1.6	1.8	2.1	2.4	3.4	ns
t_{QCHKL}	Input High to Low (100% Load) (Pad to R-cell Input)	1.6	1.9	2.1	2.5	3.5	ns
t_{QPWH}	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
t_{QPWL}	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
t_{QCKSW}	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
t_{QCKSW}	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
t_{QCKSW}	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

Note: *All -3 speed grades have been discontinued.

Table 2-41 • A54SX72A Timing Characteristics
 (Worst-Case Commercial Conditions $V_{CCA} = 2.25\text{ V}$, $V_{CCI} = 4.75\text{ V}$, $T_J = 70^\circ\text{C}$)

Parameter	Description	-3 Speed¹	-2 Speed	-1 Speed	Std. Speed	-F Speed	Units
		Min.	Max.	Min.	Max.	Min.	
5 V PCI Output Module Timing²							
t_{DLH}	Data-to-Pad Low to High	2.7	3.1	3.5	4.1	5.7	ns
t_{DHL}	Data-to-Pad High to Low	3.4	3.9	4.4	5.1	7.2	ns
t_{ENZL}	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.7	3.1	3.5	4.1	5.7	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
t_{ENHZ}	Enable-to-Pad, H to Z	3.4	3.9	4.4	5.1	7.2	ns
d_{TLH}^3	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
d_{THL}^3	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
5 V TTL Output Module Timing⁴							
t_{DLH}	Data-to-Pad Low to High	2.4	2.8	3.1	3.7	5.1	ns
t_{DHL}	Data-to-Pad High to Low	3.1	3.5	4.0	4.7	6.6	ns
t_{DHLS}	Data-to-Pad High to Low—low slew	7.4	8.5	9.7	11.4	15.9	ns
t_{ENZL}	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
t_{ENZLS}	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
t_{ENZH}	Enable-to-Pad, Z to H	2.4	2.8	3.1	3.7	5.1	ns
t_{ENLZ}	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
t_{ENHZ}	Enable-to-Pad, H to Z	3.1	3.5	4.0	4.7	6.6	ns
d_{TLH}^3	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
d_{THL}^3	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
d_{THLS}^3	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

Notes:

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V_{CCI} value into the following equation:

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where C_{load} is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$ is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	V _{CCA}	V _{CCA}	V _{CCA}
80	V _{CCI}	V _{CCI}	V _{CCI}
81	GND	GND	GND
82	I/O	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	V _{CCA}	V _{CCA}	V _{CCA}
90	NC	NC	NC
91	I/O	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V _{CCA}	V _{CCA}	V _{CCA}
99	GND	GND	GND
100	I/O	I/O	I/O
101	GND	GND	GND
102	V _{CCI}	V _{CCI}	V _{CCI}
103	I/O	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	I/O
107	I/O	I/O	I/O
108	I/O	I/O	I/O
109	GND	GND	GND
110	I/O	I/O	I/O

144-Pin TQFP			
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	I/O	I/O
115	V _{CCI}	V _{CCI}	V _{CCI}
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	I/O
125	CLKA	CLKA	CLKA
126	CLKB	CLKB	CLKB
127	NC	NC	NC
128	GND	GND	GND
129	V _{CCA}	V _{CCA}	V _{CCA}
130	I/O	I/O	I/O
131	PRA, I/O	PRA, I/O	PRA, I/O
132	I/O	I/O	I/O
133	I/O	I/O	I/O
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	I/O	I/O	I/O
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	V _{CCI}	V _{CCI}	V _{CCI}
141	I/O	I/O	I/O
142	I/O	I/O	I/O
143	I/O	I/O	I/O
144	TCK, I/O	TCK, I/O	TCK, I/O

176-Pin TQFP	
Pin Number	A54SX32A Function
145	I/O
146	I/O
147	I/O
148	I/O
149	I/O
150	I/O
151	I/O
152	CLKA
153	CLKB
154	NC
155	GND
156	V _{CCA}
157	PRA, I/O
158	I/O
159	I/O
160	I/O
161	I/O
162	I/O
163	I/O
164	I/O
165	I/O
166	I/O
167	I/O
168	I/O
169	V _{CCI}
170	I/O
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	TCK, I/O

329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.actel.com/products/rescenter/package/index.html>.

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
K10	GND	GND
K11	GND	GND
K12	GND	GND
K13	GND	GND
K14	GND	GND
K15	GND	GND
K16	GND	GND
K17	GND	GND
K22	I/O	I/O
K23	I/O	I/O
K24	NC*	NC
K25	NC*	I/O
K26	NC*	I/O
L1	NC*	I/O
L2	NC*	I/O
L3	I/O	I/O
L4	I/O	I/O
L5	I/O	I/O
L10	GND	GND
L11	GND	GND
L12	GND	GND
L13	GND	GND
L14	GND	GND
L15	GND	GND
L16	GND	GND
L17	GND	GND
L22	I/O	I/O
L23	I/O	I/O
L24	I/O	I/O
L25	I/O	I/O
L26	I/O	I/O
M1	NC*	NC
M2	I/O	I/O
M3	I/O	I/O
M4	I/O	I/O

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
M5	I/O	I/O
M10	GND	GND
M11	GND	GND
M12	GND	GND
M13	GND	GND
M14	GND	GND
M15	GND	GND
M16	GND	GND
M17	GND	GND
M22	I/O	I/O
M23	I/O	I/O
M24	I/O	I/O
M25	NC*	I/O
M26	NC*	I/O
N1	I/O	I/O
N2	V _{CCI}	V _{CCI}
N3	I/O	I/O
N4	I/O	I/O
N5	I/O	I/O
N10	GND	GND
N11	GND	GND
N12	GND	GND
N13	GND	GND
N14	GND	GND
N15	GND	GND
N16	GND	GND
N17	GND	GND
N22	V _{CCA}	V _{CCA}
N23	I/O	I/O
N24	I/O	I/O
N25	I/O	I/O
N26	NC*	NC
P1	NC*	I/O
P2	NC*	I/O
P3	I/O	I/O

484-Pin FBGA		
Pin Number	A54SX32A Function	A54SX72A Function
P4	I/O	I/O
P5	V _{CCA}	V _{CCA}
P10	GND	GND
P11	GND	GND
P12	GND	GND
P13	GND	GND
P14	GND	GND
P15	GND	GND
P16	GND	GND
P17	GND	GND
P22	I/O	I/O
P23	I/O	I/O
P24	V _{CCI}	V _{CCI}
P25	I/O	I/O
P26	I/O	I/O
R1	NC*	I/O
R2	NC*	I/O
R3	I/O	I/O
R4	I/O	I/O
R5	TRST, I/O	TRST, I/O
R10	GND	GND
R11	GND	GND
R12	GND	GND
R13	GND	GND
R14	GND	GND
R15	GND	GND
R16	GND	GND
R17	GND	GND
R22	I/O	I/O
R23	I/O	I/O
R24	I/O	I/O
R25	NC*	I/O
R26	NC*	I/O
T1	NC*	I/O
T2	NC*	I/O

Note: *These pins must be left floating on the A54SX32A device.

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v5.3)	Page
v5.2 (June 2006)	–3 speed grades have been discontinued. The "SX-A Timing Model" was updated with –2 data.	N/A 2-14
v5.1 February 2005	RoHS information was added to the "Ordering Information". The "Programming" section was updated.	ii 1-13
v5.0	Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. The "Thermal Characteristics" section was updated. The "176-Pin TQFP" was updated to add pins 81 to 90. The "484-Pin FBGA" was updated to add pins R4 to Y26	i 2-11 3-11 3-26
v4.0	The "Temperature Grade Offering" is new. The "Speed Grade and Temperature Grade Matrix" is new. "SX-A Family Architecture" was updated. "Clock Resources" was updated. "User Security" was updated. "Power-Up/Down and Hot Swapping" was updated. "Dedicated Mode" is new Table 1-5 is new. "JTAG Instructions" is new "Design Considerations" was updated. The "Programming" section is new. "Design Environment" was updated. "Pin Description" was updated. Table 2-1 was updated. Table 2-2 was updated. Table 2-3 is new. Table 2-4 is new. Table 2-5 was updated. Table 2-6 was updated. "Power Dissipation" is new. Table 2-11 was updated.	1-iii 1-iii 1-1 1-5 1-7 1-7 1-9 1-9 1-10 1-12 1-13 1-13 1-15 2-1 2-1 2-1 2-1 2-2 2-2 2-8 2-9