



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	360
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-fgg484a">https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-fgg484a</a>

# General Description


## Introduction

The Actel SX-A family of FPGAs offers a cost-effective, single-chip solution for low-power, high-performance designs. Fabricated on  $0.22\text{ }\mu\text{m} / 0.25\text{ }\mu\text{m}$  CMOS antifuse technology and with the support of 2.5 V, 3.3 V and 5 V I/Os, the SX-A is a versatile platform to integrate designs while significantly reducing time-to-market.

## SX-A Family Architecture

The SX-A family's device architecture provides a unique approach to module organization and chip routing that satisfies performance requirements and delivers the most optimal register/logic mix for a wide variety of applications.

Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable antifuses interconnect elements (Figure 1-1). The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.



**Note:** The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3.

Figure 1-1 • SX-A Family Interconnect Elements

## Related Documents

### Application Notes

*Global Clock Networks in Actel's Antifuse Devices*

[http://www.actel.com/documents/GlobalClk\\_AN.pdf](http://www.actel.com/documents/GlobalClk_AN.pdf)

*Using A54SX72A and RT54SX72S Quadrant Clocks*

[http://www.actel.com/documents/QCLK\\_AN.pdf](http://www.actel.com/documents/QCLK_AN.pdf)

*Implementation of Security in Actel Antifuse FPGAs*

[http://www.actel.com/documents/Antifuse\\_Security\\_AN.pdf](http://www.actel.com/documents/Antifuse_Security_AN.pdf)

*Actel eX, SX-A, and RTSX-S I/Os*

[http://www.actel.com/documents/AntifuseIO\\_AN.pdf](http://www.actel.com/documents/AntifuseIO_AN.pdf)

*Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications*

[http://www.actel.com/documents/HotSwapColdSparing\\_AN.pdf](http://www.actel.com/documents/HotSwapColdSparing_AN.pdf)

*Programming Antifuse Devices*

[http://www.actel.com/documents/AntifuseProgram\\_AN.pdf](http://www.actel.com/documents/AntifuseProgram_AN.pdf)

### Datasheets

*HiRel SX-A Family FPGAs*

[http://www.actel.com/documents/HRSXA\\_DS.pdf](http://www.actel.com/documents/HRSXA_DS.pdf)

*SX-A Automotive Family FPGAs*

[http://www.actel.com/documents/SXA\\_Auto\\_DS.pdf](http://www.actel.com/documents/SXA_Auto_DS.pdf)

### User's Guides

*Silicon Sculptor User's Guide*

[http://www.actel.com/documents/SiliSculptII\\_Sculpt3\\_ug.pdf](http://www.actel.com/documents/SiliSculptII_Sculpt3_ug.pdf)

## Pin Description

### CLKA/B, I/O      Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. The clock input is buffered prior to clocking the R-cells. When not used, this pin must be tied Low or High (NOT left floating) on the board to avoid unwanted power consumption.

For A54SX72A, these pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only. When not used, these pins must be tied Low or High (NOT left floating).

### QCLKA/B/C/D, I/O      Quadrant Clock A, B, C, and D

These four pins are the quadrant clock inputs and are only used for A54SX72A with A, B, C, and D corresponding to bottom-left, bottom-right, top-left, and top-right quadrants, respectively. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. When not used, these pins must be tied Low or High on the board (NOT left floating).

These pins can also be configured as user I/Os. When employed as user I/Os, these pins offer built-in programmable pull-up or pull-down resistors active during power-up only.

### GND      Ground

Low supply voltage.

### HCLK      Dedicated (Hardwired) Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI, or 5 V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When not used, HCLK must be tied Low or High on the board (NOT left floating). When used, this pin should be held Low or High during power-up to avoid unwanted static power consumption.

### I/O      Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI or 5 V PCI specifications. Unused I/O pins are automatically tristated by the Designer software.

### NC      No Connection

This pin is not connected to circuitry within the device and can be driven to any voltage or be left floating with no effect on the operation of the device.

### PRA/B, I/O      Probe A/B

The Probe pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### TCK, I/O      Test Clock

Test clock input for diagnostic probe and device programming. In Flexible mode, TCK becomes active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI, I/O      Test Data Input

Serial input for boundary scan testing and diagnostic probe. In Flexible mode, TDI is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDO, I/O      Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set Low (refer to Table 1-6 on page 1-9). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state. When Silicon Explorer II is being used, TDO will act as an output when the checksum command is run. It will return to user I/O when checksum is complete.

### TMS      Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set Low, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-6 on page 1-9). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the logic reset state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The logic reset state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### TRST, I/O      Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/O when the **Reserve JTAG Reset Pin** is not selected in Designer.

### V<sub>CC1</sub>      Supply Voltage

Supply voltage for I/Os. See Table 2-2 on page 2-1. All V<sub>CC1</sub> power pins in the device should be connected.

### V<sub>CCA</sub>      Supply Voltage

Supply voltage for array. See Table 2-2 on page 2-1. All V<sub>CCA</sub> power pins in the device should be connected.

## Electrical Specifications

Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
$V_{OH}$	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -1 \text{ mA}$ )	0.9 $V_{CCI}$	0.9 $V_{CCI}$		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -8 \text{ mA}$ )	2.4	2.4		V	
$V_{OL}$	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 1 \text{ mA}$ )	0.4	0.4		V	
	$V_{CCI} = \text{Minimum}$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 12 \text{ mA}$ )	0.4	0.4		V	
$V_{IL}$	Input Low Voltage		0.8	0.8		V	
$V_{IH}$	Input High Voltage		2.0	5.75	2.0	5.75	V
$I_{IL}/I_{IH}$	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	$\mu\text{A}$
$I_{OZ}$	Tristate Output Leakage Current		-10	10	-10	10	$\mu\text{A}$
$t_R, t_F$	Input Transition Time $t_R, t_F$		10	10		ns	
$C_{IO}$	I/O Capacitance		10	10		pF	
$I_{CC}$	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

**Note:** \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Table 2-6 • 2.5 V LVCMS2 Electrical Specifications

Symbol	Parameter	Commercial		Industrial		Units	
		Min.	Max.	Min.	Max.		
$V_{OH}$	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -100 \mu\text{A}$ )	2.1	2.1		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -1 \text{ mA}$ )	2.0	2.0		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OH} = -2 \text{ mA}$ )	1.7	1.7		V	
$V_{OL}$	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 100 \mu\text{A}$ )	0.2	0.2		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 1 \text{ mA}$ )	0.4	0.4		V	
	$V_{DD} = \text{MIN},$ $V_I = V_{IH} \text{ or } V_{IL}$	( $I_{OL} = 2 \text{ mA}$ )	0.7	0.7		V	
$V_{IL}$	Input Low Voltage, $V_{OUT} \leq V_{VOL(\text{max})}$		-0.3	0.7	-0.3	0.7	V
$V_{IH}$	Input High Voltage, $V_{OUT} \geq V_{VOH(\text{min})}$		1.7	5.75	1.7	5.75	V
$I_{IL}/I_{IH}$	Input Leakage Current, $V_{IN} = V_{CCI} \text{ or GND}$		-10	10	-10	10	$\mu\text{A}$
$I_{OZ}$	Tristate Output Leakage Current, $V_{OUT} = V_{CCI} \text{ or GND}$		-10	10	-10	10	$\mu\text{A}$
$t_R, t_F$	Input Transition Time $t_R, t_F$		10	10		ns	
$C_{IO}$	I/O Capacitance		10	10		pF	
$I_{CC}$	Standby Current		10	20		mA	
IV Curve*	Can be derived from the IBIS model on the web.						

**Note:** \*The IBIS model can be found at <http://www.actel.com/download/ibis/default.aspx>.

Where:

$C_{EQCM}$  = Equivalent capacitance of combinatorial modules (C-cells) in pF

$C_{EQSM}$  = Equivalent capacitance of sequential modules (R-Cells) in pF

$C_{EQI}$  = Equivalent capacitance of input buffers in pF

$C_{EQO}$  = Equivalent capacitance of output buffers in pF

$C_{EQCR}$  = Equivalent capacitance of CLKA/B in pF

$C_{EQHV}$  = Variable capacitance of HCLK in pF

$C_{EQHF}$  = Fixed capacitance of HCLK in pF

$C_L$  = Output lead capacitance in pF

$f_m$  = Average logic module switching rate in MHz

$f_n$  = Average input buffer switching rate in MHz

$f_p$  = Average output buffer switching rate in MHz

$f_{q1}$  = Average CLKA rate in MHz

$f_{q2}$  = Average CLKB rate in MHz

$f_{s1}$  = Average HCLK rate in MHz

$m$  = Number of logic modules switching at  $f_m$

$n$  = Number of input buffers switching at  $f_n$

$p$  = Number of output buffers switching at  $f_p$

$q_1$  = Number of clock loads on CLKA

$q_2$  = Number of clock loads on CLKB

$r_1$  = Fixed capacitance due to CLKA

$r_2$  = Fixed capacitance due to CLKB

$s_1$  = Number of clock loads on HCLK

$x$  = Number of I/Os at logic low

$y$  = Number of I/Os at logic high

Table 2-11 • CEQ Values for SX-A Devices

	<b>A54SX08A</b>	<b>A54SX16A</b>	<b>A54SX32A</b>	<b>A54SX72A</b>
Combinatorial modules ( $C_{EQCM}$ )	1.70 pF	2.00 pF	2.00 pF	1.80 pF
Sequential modules ( $C_{EQCM}$ )	1.50 pF	1.50 pF	1.30 pF	1.50 pF
Input buffers ( $C_{EQI}$ )	1.30 pF	1.30 pF	1.30 pF	1.30 pF
Output buffers ( $C_{EQO}$ )	7.40 pF	7.40 pF	7.40 pF	7.40 pF
Routed array clocks ( $C_{EQCR}$ )	1.05 pF	1.05 pF	1.05 pF	1.05 pF
Dedicated array clocks – variable ( $C_{EQHV}$ )	0.85 pF	0.85 pF	0.85 pF	0.85 pF
Dedicated array clocks – fixed ( $C_{EQHF}$ )	30.00 pF	55.00 pF	110.00 pF	240.00 pF
Routed array clock A ( $r_1$ )	35.00 pF	50.00 pF	90.00 pF	310.00 pF

# Thermal Characteristics

## Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction to be higher than the ambient, case, or board temperatures. EQ 2-9 and EQ 2-10 give the relationship between thermal resistance, temperature gradient and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 2-9

$$\theta_{JC} = \frac{T_C - T_A}{P}$$

EQ 2-10

Where:

$\theta_{JA}$  = Junction-to-air thermal resistance

$\theta_{JC}$  = Junction-to-case thermal resistance

$T_J$  = Junction temperature

$T_A$  = Ambient temperature

$T_C$  = Case temperature

P = total power dissipated by the device

Table 2-12 • Package Thermal Characteristics

Package Type	Pin Count	$\theta_{JC}$	$\theta_{JA}$			Units
			Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	
Thin Quad Flat Pack (TQFP)	100	14	33.5	27.4	25	°C/W
Thin Quad Flat Pack (TQFP)	144	11	33.5	28	25.7	°C/W
Thin Quad Flat Pack (TQFP)	176	11	24.7	19.9	18	°C/W
Plastic Quad Flat Pack (PQFP) <sup>1</sup>	208	8	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader <sup>2</sup>	208	3.8	16.2	13.3	11.9	°C/W
Plastic Ball Grid Array (PBGA)	329	3	17.1	13.8	12.8	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	18	14.7	13.6	°C/W

**Notes:**

1. The A54SX08A PQ208 has no heat spreader.
2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.

## Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JESD-51 series but has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another.

A sample calculation to estimate the absolute maximum power dissipation allowed (worst case) for a 329-pin PBGA package at still air is as follows. i.e.:

$\theta_{JA} = 17.1^\circ\text{C/W}$  is taken from Table 2-12 on page 2-11

$T_A = 125^\circ\text{C}$  is the maximum limit of ambient (from the datasheet)

$$\text{Max. Allowed Power} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{150^\circ\text{C} - 125^\circ\text{C}}{17.1^\circ\text{C/W}} = 1.46 \text{ W}$$

EQ 2-11

The device's power consumption must be lower than the calculated maximum power dissipation by the package.

The power consumption of a device can be calculated using the Actel power calculator. If the power consumption is higher than the device's maximum allowable power dissipation, then a heat sink can be attached on top of the case or the airflow inside the system must be increased.

## Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks and only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration. If the power consumption is higher than the calculated maximum power dissipation of the package, then a heat sink is required.

## Calculation for Heat Sink

For example, in a design implemented in a FG484 package, the power consumption value using the power calculator is 3.00 W. The user-dependent data  $T_J$  and  $T_A$  are given as follows:

$T_J = 110^\circ\text{C}$

$T_A = 70^\circ\text{C}$

From the datasheet:

$\theta_{JA} = 18.0^\circ\text{C/W}$

$\theta_{JC} = 3.2^\circ\text{C/W}$

$$P = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{\theta_{JA}} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{18.0^\circ\text{C/W}} = 2.22 \text{ W}$$

EQ 2-12

The 2.22 W power is less than then required 3.00 W; therefore, the design requires a heat sink or the airflow where the device is mounted should be increased. The design's junction-to-air thermal resistance requirement can be estimated by:

$$\theta_{JA} = \frac{\text{Max Junction Temp} - \text{Max. Ambient Temp}}{P} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{3.00 \text{ W}} = 13.33^\circ\text{C/W}$$

EQ 2-13

## Input Buffer Delays




Figure 2-6 • Input Buffer Delays

## C-Cell Delays




Figure 2-7 • C-Cell Delays

## Cell Timing Characteristics




Figure 2-8 • Flip-Flops

## Timing Characteristics

Table 2-14 • A54SX08A Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

Parameter	Description	-2 Speed		-1 Speed		Std. Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.9	1.1	1.2	1.7	ns				
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3	0.3	0.4	0.4	0.5	0.5	0.6	0.6	ns
$t_{RD3}$	FO = 1 Routing Delay	0.3	0.4	0.5	0.6	0.6	0.7	0.8	0.9	ns
$t_{RD4}$	FO = 2 Routing Delay	0.5	0.5	0.6	0.6	0.7	0.7	0.8	0.8	ns
$t_{RD8}$	FO = 3 Routing Delay	0.6	0.7	0.8	0.8	0.9	0.9	1.1	1.1	ns
$t_{RD12}$	FO = 4 Routing Delay	0.8	0.9	1	1	1.1	1.2	1.4	1.4	ns
$t_{RD16}$	FO = 8 Routing Delay	1.4	1.5	1.8	1.8	2.0	2.0	2.5	2.5	ns
$t_{RD32}$	FO = 12 Routing Delay	2	2.2	2.6	2.6	2.8	2.8	3.6	3.6	ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.7	0.8	0.9	0.9	1.0	1.0	1.3	1.3	ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.6	0.6	0.8	0.8	1.0	1.0	1.0	1.0	ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.7	0.8	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4	1.5	1.8	1.8	2.5	2.5	2.5	2.5	ns
$t_{RECASYN}$	Asynchronous Recovery Time	0.4	0.4	0.5	0.5	0.7	0.7	0.7	0.7	ns
$t_{HASYN}$	Asynchronous Hold Time	0.3	0.3	0.4	0.4	0.6	0.6	0.6	0.6	ns
$t_{MPW}$	Clock Pulse Width	1.6	1.8	2.1	2.1	2.9	2.9	2.9	2.9	ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad to Y High 2.5 V LVC MOS	0.8	0.9	1.0	1.0	1.4	1.4	1.4	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 2.5 V LVC MOS	1.0	1.2	1.4	1.4	1.9	1.9	1.9	1.9	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V PCI	0.6	0.6	0.7	0.7	1.0	1.0	1.0	1.0	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V PCI	0.7	0.8	0.9	0.9	1.3	1.3	1.3	1.3	ns
$t_{INYH}$	Input Data Pad to Y High 3.3 V LVTTL	0.7	0.7	0.9	0.9	1.2	1.2	1.2	1.2	ns
$t_{INYL}$	Input Data Pad to Y Low 3.3 V LVTTL	1.0	1.1	1.3	1.3	1.8	1.8	1.8	1.8	ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • A54SX08A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>								
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.4		1.6		1.8	2.6	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7	2.4
$t_{HPWH}$	Minimum Pulse Width High	1.6		1.8		2.1	2.9	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1	2.9	ns
$t_{HCKSW}$	Maximum Skew		0.4		0.4		0.5	0.7
$t_{HP}$	Minimum Period	3.2		3.6		4.2	5.8	ns
$f_{HMAX}$	Maximum Frequency		313		278		238	172
<b>Routed Array Clock Networks</b>								
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0		1.1		1.3	1.8	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.0		1.1		1.3	1.8	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4	2.0
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.1		1.2		1.4	2.0	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7	2.4
$t_{RPWH}$	Minimum Pulse Width High	1.6		1.8		2.1	2.9	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.6		1.8		2.1	2.9	ns
$t_{RCKSW}$	Maximum Skew (Light Load)		0.7		0.8		0.9	1.3
$t_{RCKSW}$	Maximum Skew (50% Load)		0.7		0.8		0.9	1.3
$t_{RCKSW}$	Maximum Skew (100% Load)		0.9		1.0		1.2	1.7

Table 2-23 • A54SX16A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>Dedicated (Hardwired) Array Clock Networks</b>							
$t_{HCKH}$	Input Low to High (Pad to R-cell Input)	1.2	1.4	1.6	1.8	2.8	ns
$t_{HCKL}$	Input High to Low (Pad to R-cell Input)	1.0	1.1	1.3	1.5	2.2	ns
$t_{HPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{HPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{HCKSW}$	Maximum Skew	0.3	0.3	0.4	0.4	0.6	ns
$t_{HP}$	Minimum Period	2.8	3.4	3.8	4.4	6.0	ns
$f_{HMAX}$	Maximum Frequency	357	294	263	227	167	MHz
<b>Routed Array Clock Networks</b>							
$t_{RCKH}$	Input Low to High (Light Load) (Pad to R-cell Input)	1.0	1.2	1.3	1.5	2.1	ns
$t_{RCKL}$	Input High to Low (Light Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (50% Load) (Pad to R-cell Input)	1.1	1.3	1.4	1.7	2.3	ns
$t_{RCKL}$	Input High to Low (50% Load) (Pad to R-cell Input)	1.1	1.3	1.5	1.7	2.4	ns
$t_{RCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.7	ns
$t_{RCKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	1.3	1.5	1.7	2.0	2.8	ns
$t_{RPWH}$	Minimum Pulse Width High	1.4	1.7	1.9	2.2	3.0	ns
$t_{RPWL}$	Minimum Pulse Width Low	1.4	1.7	1.9	2.2	3.0	ns
$t_{RCKSW}$	Maximum Skew (Light Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (50% Load)	0.8	0.9	1.0	1.2	1.7	ns
$t_{RCKSW}$	Maximum Skew (100% Load)	1.0	1.1	1.3	1.5	2.1	ns

**Note:** \*All -3 speed grades have been discontinued.

Table 2-34 • A54SX32A Timing Characteristics  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 4.75\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
<b>5 V PCI Output Module Timing<sup>2</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	2.1	2.4	2.8	3.2	4.5	ns
$t_{DHL}$	Data-to-Pad High to Low	2.8	3.2	3.6	4.2	5.9	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	1.3	1.5	1.7	2.0	2.8	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	2.1	2.4	2.8	3.2	4.5	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.0	3.5	3.9	4.6	6.4	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8	3.2	3.6	4.2	5.9	ns
$d_{TLH}^3$	Delta Low to High	0.016	0.016	0.02	0.022	0.032	ns/pF
$d_{THL}^3$	Delta High to Low	0.026	0.03	0.032	0.04	0.052	ns/pF
<b>5 V TTL Output Module Timing<sup>4</sup></b>							
$t_{DLH}$	Data-to-Pad Low to High	1.9	2.2	2.5	2.9	4.1	ns
$t_{DHL}$	Data-to-Pad High to Low	2.5	2.9	3.3	3.9	5.4	ns
$t_{DHLS}$	Data-to-Pad High to Low—low slew	6.6	7.6	8.6	10.1	14.2	ns
$t_{ENZL}$	Enable-to-Pad, Z to L	2.1	2.4	2.7	3.2	4.5	ns
$t_{ENZLS}$	Enable-to-Pad, Z to L—low slew	7.4	8.4	9.5	11.0	15.4	ns
$t_{ENZH}$	Enable-to-Pad, Z to H	1.9	2.2	2.5	2.9	4.1	ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	3.6	4.2	4.7	5.6	7.8	ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.5	2.9	3.3	3.9	5.4	ns
$d_{TLH}^3$	Delta Low to High	0.014	0.017	0.017	0.023	0.031	ns/pF
$d_{THL}^3$	Delta High to Low	0.023	0.029	0.031	0.037	0.051	ns/pF
$d_{THLS}^3$	Delta High to Low—low slew	0.043	0.046	0.057	0.066	0.089	ns/pF

**Notes:**

1. All -3 speed grades have been discontinued.
2. Delays based on 50 pF loading.
3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation:  

$$\text{Slew Rate [V/ns]} = (0.1 * V_{CCI} - 0.9 * V_{CCI}) / (C_{load} * d_{T[LH|HL|HLS]})$$

where  $C_{load}$  is the load capacitance driven by the I/O in pF

$d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.
4. Delays based on 35 pF loading.

Table 2-35 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed<sup>1</sup></b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{INYH}$	Input Data Pad to Y High 5 V PCI	0.5	0.6	0.7	0.8	1.1	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V PCI	0.8	0.9	1.0	1.2	1.6	ns
$t_{INYH}$	Input Data Pad to Y High 5 V TTL	0.7	0.8	0.9	1.0	1.4	ns
$t_{INYL}$	Input Data Pad to Y Low 5 V TTL	0.9	1.1	1.2	1.4	1.9	ns
<b>Input Module Predicted Routing Delays<sup>3</sup></b>							
$t_{IRD1}$	FO = 1 Routing Delay	0.3	0.3	0.4	0.5	0.7	ns
$t_{IRD2}$	FO = 2 Routing Delay	0.4	0.5	0.6	0.7	1	ns
$t_{IRD3}$	FO = 3 Routing Delay	0.5	0.7	0.8	0.9	1.3	ns
$t_{IRD4}$	FO = 4 Routing Delay	0.7	0.9	1	1.1	1.5	ns
$t_{IRD8}$	FO = 8 Routing Delay	1.2	1.5	1.7	2.1	2.9	ns
$t_{IRD12}$	FO = 12 Routing Delay	1.7	2.2	2.5	3	4.2	ns

**Notes:**

1. All -3 speed grades have been discontinued.
2. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-36 • A54SX72A Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions  $V_{CCA} = 2.25\text{ V}$ ,  $V_{CCI} = 2.25\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	<b>-3 Speed*</b>	<b>-2 Speed</b>	<b>-1 Speed</b>	<b>Std. Speed</b>	<b>-F Speed</b>	<b>Units</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	
$t_{QCKH}$	Input Low to High (100% Load) (Pad to R-cell Input)	3.0	3.4	3.9	4.6	6.4	ns
$t_{QCHKL}$	Input High to Low (100% Load) (Pad to R-cell Input)	2.9	3.4	3.8	4.5	6.3	ns
$t_{QPWH}$	Minimum Pulse Width High	1.5	1.7	2.0	2.3	3.2	ns
$t_{QPWL}$	Minimum Pulse Width Low	1.5	1.7	2.0	2.3	3.2	ns
$t_{QCKSW}$	Maximum Skew (Light Load)	0.2	0.3	0.3	0.3	0.5	ns
$t_{QCKSW}$	Maximum Skew (50% Load)	0.4	0.5	0.5	0.6	0.9	ns
$t_{QCKSW}$	Maximum Skew (100% Load)	0.4	0.5	0.5	0.6	0.9	ns

**Note:** \*All -3 speed grades have been discontinued.

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
141	NC	I/O	I/O	I/O
142	I/O	I/O	I/O	I/O
143	NC	I/O	I/O	I/O
144	I/O	I/O	I/O	I/O
145	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
146	GND	GND	GND	GND
147	I/O	I/O	I/O	I/O
148	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
149	I/O	I/O	I/O	I/O
150	I/O	I/O	I/O	I/O
151	I/O	I/O	I/O	I/O
152	I/O	I/O	I/O	I/O
153	I/O	I/O	I/O	I/O
154	I/O	I/O	I/O	I/O
155	NC	I/O	I/O	I/O
156	NC	I/O	I/O	I/O
157	GND	GND	GND	GND
158	I/O	I/O	I/O	I/O
159	I/O	I/O	I/O	I/O
160	I/O	I/O	I/O	I/O
161	I/O	I/O	I/O	I/O
162	I/O	I/O	I/O	I/O
163	I/O	I/O	I/O	I/O
164	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
165	I/O	I/O	I/O	I/O
166	I/O	I/O	I/O	I/O
167	NC	I/O	I/O	I/O
168	I/O	I/O	I/O	I/O
169	I/O	I/O	I/O	I/O
170	NC	I/O	I/O	I/O
171	I/O	I/O	I/O	I/O
172	I/O	I/O	I/O	I/O
173	NC	I/O	I/O	I/O
174	I/O	I/O	I/O	I/O
175	I/O	I/O	I/O	I/O

<b>208-Pin PQFP</b>				
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
176	NC	I/O	I/O	I/O
177	I/O	I/O	I/O	I/O
178	I/O	I/O	I/O	QCLKD
179	I/O	I/O	I/O	I/O
180	CLKA	CLKA	CLKA	CLKA
181	CLKB	CLKB	CLKB	CLKB
182	NC	NC	NC	NC
183	GND	GND	GND	GND
184	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
185	GND	GND	GND	GND
186	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
187	I/O	I/O	I/O	V <sub>CCI</sub>
188	I/O	I/O	I/O	I/O
189	NC	I/O	I/O	I/O
190	I/O	I/O	I/O	QCLKC
191	I/O	I/O	I/O	I/O
192	NC	I/O	I/O	I/O
193	I/O	I/O	I/O	I/O
194	I/O	I/O	I/O	I/O
195	NC	I/O	I/O	I/O
196	I/O	I/O	I/O	I/O
197	I/O	I/O	I/O	I/O
198	NC	I/O	I/O	I/O
199	I/O	I/O	I/O	I/O
200	I/O	I/O	I/O	I/O
201	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
202	NC	I/O	I/O	I/O
203	NC	I/O	I/O	I/O
204	I/O	I/O	I/O	I/O
205	NC	I/O	I/O	I/O
206	I/O	I/O	I/O	I/O
207	I/O	I/O	I/O	I/O
208	TCK, I/O	TCK, I/O	TCK, I/O	TCK, I/O

## 100-Pin TQFP





Figure 3-2 • 100-Pin TQFP

### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 144-Pin TQFP

---



---

Figure 3-3 • 144-Pin TQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.actel.com/products/rescenter/package/index.html>.

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	NC	NC	NC
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	TRST, I/O	TRST, I/O	TRST, I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND
37	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08A Function</b>	<b>A54SX16A Function</b>	<b>A54SX32A Function</b>
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	NC	NC	NC
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O
73	GND	GND	GND
74	I/O	I/O	I/O

256-Pin FBGA			
Pin Number	A54SX16A Function	A54SX32A Function	A54SX72A Function
P15	I/O	I/O	I/O
P16	I/O	I/O	I/O
R1	I/O	I/O	I/O
R2	GND	GND	GND
R3	I/O	I/O	I/O
R4	NC	I/O	I/O
R5	I/O	I/O	I/O
R6	I/O	I/O	I/O
R7	I/O	I/O	I/O
R8	I/O	I/O	I/O
R9	HCLK	HCLK	HCLK
R10	I/O	I/O	QCLKB
R11	I/O	I/O	I/O
R12	I/O	I/O	I/O
R13	I/O	I/O	I/O
R14	I/O	I/O	I/O
R15	GND	GND	GND
R16	GND	GND	GND
T1	GND	GND	GND
T2	I/O	I/O	I/O
T3	I/O	I/O	I/O
T4	NC	I/O	I/O
T5	I/O	I/O	I/O
T6	I/O	I/O	I/O
T7	I/O	I/O	I/O
T8	I/O	I/O	I/O
T9	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
T10	I/O	I/O	I/O
T11	I/O	I/O	I/O
T12	NC	I/O	I/O
T13	I/O	I/O	I/O
T14	I/O	I/O	I/O
T15	TDO, I/O	TDO, I/O	TDO, I/O
T16	GND	GND	GND

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
A1	NC*	NC
A2	NC*	NC
A3	NC*	I/O
A4	NC*	I/O
A5	NC*	I/O
A6	I/O	I/O
A7	I/O	I/O
A8	I/O	I/O
A9	I/O	I/O
A10	I/O	I/O
A11	NC*	I/O
A12	NC*	I/O
A13	I/O	I/O
A14	NC*	NC
A15	NC*	I/O
A16	NC*	I/O
A17	I/O	I/O
A18	I/O	I/O
A19	I/O	I/O
A20	I/O	I/O
A21	NC*	I/O
A22	NC*	I/O
A23	NC*	I/O
A24	NC*	I/O
A25	NC*	NC
A26	NC*	NC
AA1	NC*	I/O
AA2	NC*	I/O
AA3	V <sub>CCA</sub>	V <sub>CCA</sub>
AA4	I/O	I/O
AA5	I/O	I/O
AA22	I/O	I/O
AA23	I/O	I/O
AA24	I/O	I/O
AA25	NC*	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AA26	NC*	I/O
AB1	NC*	NC
AB2	V <sub>CCI</sub>	V <sub>CCI</sub>
AB3	I/O	I/O
AB4	I/O	I/O
AB5	NC*	I/O
AB6	I/O	I/O
AB7	I/O	I/O
AB8	I/O	I/O
AB9	I/O	I/O
AB10	I/O	I/O
AB11	I/O	I/O
AB12	PRB, I/O	PRB, I/O
AB13	V <sub>CCA</sub>	V <sub>CCA</sub>
AB14	I/O	I/O
AB15	I/O	I/O
AB16	I/O	I/O
AB17	I/O	I/O
AB18	I/O	I/O
AB19	I/O	I/O
AB20	TDO, I/O	TDO, I/O
AB21	GND	GND
AB22	NC*	I/O
AB23	I/O	I/O
AB24	I/O	I/O
AB25	NC*	I/O
AB26	NC*	I/O
AC1	I/O	I/O
AC2	I/O	I/O
AC3	I/O	I/O
AC4	NC*	I/O
AC5	V <sub>CCI</sub>	V <sub>CCI</sub>
AC6	I/O	I/O
AC7	V <sub>CCI</sub>	V <sub>CCI</sub>
AC8	I/O	I/O

<b>484-Pin FBGA</b>		
<b>Pin Number</b>	<b>A54SX32A Function</b>	<b>A54SX72A Function</b>
AC9	I/O	I/O
AC10	I/O	I/O
AC11	I/O	I/O
AC12	I/O	QCLKA
AC13	I/O	I/O
AC14	I/O	I/O
AC15	I/O	I/O
AC16	I/O	I/O
AC17	I/O	I/O
AC18	I/O	I/O
AC19	I/O	I/O
AC20	V <sub>CCI</sub>	V <sub>CCI</sub>
AC21	I/O	I/O
AC22	I/O	I/O
AC23	NC*	I/O
AC24	I/O	I/O
AC25	NC*	I/O
AC26	NC*	I/O
AD1	I/O	I/O
AD2	I/O	I/O
AD3	GND	GND
AD4	I/O	I/O
AD5	I/O	I/O
AD6	I/O	I/O
AD7	I/O	I/O
AD8	I/O	I/O
AD9	V <sub>CCI</sub>	V <sub>CCI</sub>
AD10	I/O	I/O
AD11	I/O	I/O
AD12	I/O	I/O
AD13	V <sub>CCI</sub>	V <sub>CCI</sub>
AD14	I/O	I/O
AD15	I/O	I/O
AD16	I/O	I/O
AD17	V <sub>CCI</sub>	V <sub>CCI</sub>

**Note:** \*These pins must be left floating on the A54SX32A device.