



Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	6036
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	360
Number of Gates	108000
Voltage - Supply	2.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (27X27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx72a-fgg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

General Description
Introduction
SX-A Family Architecture 1-1
Other Architectural Features 1-7
Programming 1-13
Related Documents 1-14
Pin Description
Detailed Specifications
Operating Conditions 2-1
Typical SX-A Standby Current
Electrical Specifications
PCI Compliance for the SX-A Family 2-3
Thermal Characteristics 2-11
SX-A Timing Model
Sample Path Calculations
Output Buffer Delays 2-15
AC Test Loads 2-15
Input Buffer Delays 2-16
C-Cell Delays 2-16
Cell Timing Characteristics 2-16
Timing Characteristics 2-17
Temperature and Voltage Derating Factors 2-17
Timing Characteristics
Package Pin Assignments
208-Pin PQFP
100-Pin TQFP 3-5
144-Pin TQFP
176-Pin TQFP
329-Pin PBGA 3-14
144-Pin FBGA 3-18
256-Pin FBGA 3-21
484-Pin FBGA 3-26
Datasheet Information
List of Changes 4-1
Datasheet Categories
International Traffic in Arms Regulations (ITAR) and Export Administration
Regulations (EAR)

iv v5.3



## **Other Architectural Features**

## **Technology**

The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22  $\mu$ / 0.25  $\mu$  design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ('on' state) resistance of 25  $\Omega$  with capacitance of 1.0 fF for low signal impedance.

#### **Performance**

The unique architectural features of the SX-A family enable the devices to operate with internal clock frequencies of 350 MHz, causing very fast execution of even complex logic functions. The SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple complex programmable logic devices (CPLDs). In addition, designs that previously would have required a gate array to meet performance goals can be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

## **User Security**

Reverse engineering is virtually impossible in SX-A devices because it is extremely difficult to distinguish between programmed and unprogrammed antifuses. In addition, since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept at device power-up.

The Actel FuseLock advantage ensures that unauthorized users will not be able to read back the contents of an Actel antifuse FPGA. In addition to the inherent strengths of the architecture, special security fuses that prevent internal probing and overwriting are hidden throughout the fabric of the device. They are located where they cannot be accessed or bypassed without destroying access to the rest of the device, making both invasive and more-subtle noninvasive attacks ineffective against Actel antifuse FPGAs.

Look for this symbol to ensure your valuable IP is secure (Figure 1-11).



Figure 1-11 • FuseLock

For more information, refer to Actel's *Implementation of Security in Actel Antifuse FPGAs* application note.

#### **I/O Modules**

For a simplified I/O schematic, refer to Figure 1 in the application note, *Actel eX, SX-A, and RTSX-S I/Os*.

Each user I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Mixed I/O standards can be set for individual pins, though this is only allowed with the same voltage as the input. These I/Os, combined with array registers, can achieve clock-to-output-pad timing as fast as 3.8 ns, even without the dedicated I/O registers. In most FPGAs, I/O cells that have embedded latches and flip-flops, requiring instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pinto-pin timing ensures that the device is able to interface with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. All unused I/Os are configured as tristate outputs by the Actel Designer software, for maximum flexibility when designing new boards or migrating existing designs.

SX-A I/Os should be driven by high-speed push-pull devices with a low-resistance pull-up device when being configured as tristate output buffers. If the I/O is driven by a voltage level greater than  $V_{\text{CCI}}$  and a fast push-pull device is NOT used, the high-resistance pull-up of the driver and the internal circuitry of the SX-A I/O may create a voltage divider. This voltage divider could pull the input voltage below specification for some devices connected to the driver. A logic '1' may not be correctly presented in this case. For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic '1' input, and  $V_{\text{CCI}}$  is set to 3.3 V on the SX-A device, the input signal may be pulled down by the SX-A input. Each I/O module has an available power-up resistor of

approximately 50 k $\Omega$  that can configure the I/O in a known state during power-up. For nominal pull-up and pull-down resistor values, refer to Table 1-4 on page 1-8 of the application note *Actel eX, SX-A, and RTSX-S I/Os*. Just slightly before V<sub>CCA</sub> reaches 2.5 V, the resistors are disabled, so the I/Os will be controlled by user logic. See Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for more information concerning available I/O features.

v5.3 1-7

## Power-Up/Down and Hot Swapping

SX-A I/Os are configured to be hot-swappable, with the exception of 3.3 V PCI. During power-up/down (or partial up/down), all I/Os are tristated. V<sub>CCA</sub> and V<sub>CCI</sub> do not have to be stable during power-up/down, and can be powered up/down in any order. When the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions

are reached. Table 1-4 summarizes the  $V_{CCA}$  voltage at which the I/Os behave according to the user's design for an SX-A device at room temperature for various ramp-up rates. The data reported assumes a linear ramp-up profile to 2.5 V. For more information on power-up and hot-swapping, refer to the application note, Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications.

Table 1-2 • I/O Features

Function	Description
Input Buffer Threshold Selections	• 5 V: PCI, TTL
	• 3.3 V: PCI, LVTTL
	• 2.5 V: LVCMOS2 (commercial only)
Flexible Output Driver	• 5 V: PCI, TTL
	• 3.3 V: PCI, LVTTL
	• 2.5 V: LVCMOS2 (commercial only)
Output Buffer	"Hot-Swap" Capability (3.3 V PCI is not hot swappable)
	I/O on an unpowered device does not sink current
	Can be used for "cold-sparing"
	Selectable on an individual I/O basis
	Individually selectable slew rate; high slew or low slew (The default is high slew rate). The slew is only affected on the falling edge of an output. Rising edges of outputs are not affected.
Power-Up	Individually selectable pull-ups and pull-downs during power-up (default is to power-up in tristate)
	Enables deterministic power-up of device
	$V_{CCA}$ and $V_{CCI}$ can be powered in any order

*Table 1-3* • I/O Characteristics for All I/O Configurations

	Hot Swappable	Slew Rate Control	Power-Up Resistor
TTL, LVTTL, LVCMOS2	Yes	Yes. Only affects falling edges of outputs	Pull-up or pull-down
3.3 V PCI	No	No. High slew rate only	Pull-up or pull-down
5 V PCI	Yes	No. High slew rate only	Pull-up or pull-down

Table 1-4 • Power-Up Time at which I/Os Become Active

Supply Ramp Rate	<b>0.25 V/</b> μ <b>s</b>	<b>0.025 V</b> /μs	5 V/ms	2.5 V/ms	0.5 V/ms	0.25 V/ms	0.1 V/ms	0.025 V/ms
Units	μ <b>s</b>	μ <b>s</b>	ms	ms	ms	ms	ms	ms
A54SX08A	10	96	0.34	0.65	2.7	5.4	12.9	50.8
A54SX16A	10	100	0.36	0.62	2.5	4.7	11.0	41.6
A54SX32A	10	100	0.46	0.74	2.8	5.2	12.1	47.2
A54SX72A	10	100	0.41	0.67	2.6	5.0	12.1	47.2

1-8 v5.3

## **Probing Capabilities**

SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for debugging. The user assigns the selected internal nets in Actel Silicon Explorer II software to the PRA/PRB output pins for observation. Silicon Explorer II automatically places the device into JTAG mode. However, probing functionality is only activated when the TRST pin is driven high or left floating, allowing the internal pull-up resistor to pull TRST High. If the TRST pin is held Low, the TAP controller remains in the Test-Logic-Reset state so no probing can be performed. However, the user must drive the TRST pin High or allow the internal pull-up resistor to pull TRST High.

When selecting the **Reserve Probe Pin** box as shown in Figure 1-12 on page 1-9, direct the layout tool to reserve the PRA and PRB pins as dedicated outputs for probing. This **Reserve** option is merely a guideline. If the designer assigns user I/Os to the PRA and PRB pins and selects the **Reserve Probe Pin** option, Designer Layout will override the **Reserve Probe Pin** option and place the user I/Os on those pins.

To allow probing capabilities, the security fuse must not be programmed. Programming the security fuse disables the JTAG and probe circuitry. Table 1-9 summarizes the possible device configurations for probing once the device leaves the Test-Logic-Reset JTAG state.

Table 1-9 • Device Configuration Options for Probe Capability (TRST Pin Reserved)

JTAG Mode	TRST <sup>1</sup>	Security Fuse Programmed	PRA, PRB <sup>2</sup>	TDI, TCK, TDO <sup>2</sup>
Dedicated	Low	No	User I/O <sup>3</sup>	JTAG Disabled
	High	No	Probe Circuit Outputs	JTAG I/O
Flexible	Low	No	User I/O <sup>3</sup>	User I/O <sup>3</sup>
	High	No	Probe Circuit Outputs	JTAG I/O
		Yes	Probe Circuit Secured	Probe Circuit Secured

#### Notes:

- 1. If the TRST pin is not reserved, the device behaves according to TRST = High as described in the table.
- 2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically tristated by the Designer software.

v5.3 1-11

#### **SX-A Probe Circuit Control Pins**

SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy to use, integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

The Silicon Explorer II tool uses the boundary-scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the

PRA/PRB pins for observation. Figure 1-13 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

## **Design Considerations**

In order to preserve device probing capabilities, users should avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, critical input signals through these pins are not available. In addition, the security fuse must not be programmed to preserve probing capabilities. Actel recommends that you use a  $70\,\Omega$  series termination resistor on every probe connector (TDI, TCK, TMS, TDO, PRA, PRB). The  $70\,\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.




Figure 1-13 • Probe Setup

1-12 v5.3

## **Power Dissipation**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

A complete power evaluation should be performed early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Dissipation**

The total power dissipation for the SX-A family is the sum of the DC power dissipation and the AC power dissipation:

$$P_{Total} = P_{DC} + P_{\Delta C}$$

EQ 2-5

## **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. An estimation of DC power dissipation under typical conditions is given by:

$$P_{DC} = I_{Standby} * V_{CCA}$$

EQ 2-6

Note: For other combinations of temperature and voltage settings, refer to the eX, SX-A and RT54SX-S Power Calculator.

#### **AC Power Dissipation**

The power dissipation of the SX-A family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined as follows:

$$P_{AC} = P_{C-cells} + P_{R-cells} + P_{CLKA} + P_{CLKB} + P_{HCLK} + P_{Output \ Buffer} + P_{Input \ Buffer}$$

EQ 2-7

or:

$$P_{AC} = V_{CCA}^{2} * [(m * C_{EQCM} * fm)_{C-cells} + (m * C_{EQSM} * fm)_{R-cells} + (n * C_{EQI} * f_{n})_{Input Buffer} + (p * (C_{EQO} + C_{L}) * f_{p})_{Output Buffer} + (0.5 * (q_{1} * C_{EQCR} * f_{q_{1}}) + (r_{1} * f_{q_{1}}))_{CLKA} + (0.5 * (q_{2} * C_{EQCR} * f_{q_{2}}) + (r_{2} * f_{q_{2}}))_{CLKB} + (0.5 * (s_{1} * C_{EQHV} * f_{s_{1}}) + (C_{EOHF} * f_{s_{1}}))_{HCLK}]$$

EQ 2-8

2-8 v5.3



Table 2-14 • A54SX08A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-2 S <sub>I</sub>	peed	-1 S	peed	Std. S	Speed	−F S <sub>l</sub>	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		8.0		0.9		1.1		1.5	ns
Input Modul	e Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.5		0.5		0.6		8.0	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.6		0.7		8.0		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2		2.2		2.6		3.6	ns

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-15 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 2.25 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Networks									
t <sub>HCKH</sub>	Input Low to High (Pad to R-cell Input)		1.4		1.6		1.8		2.6	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>HCKSW</sub>	Maximum Skew		0.4		0.4		0.5		0.7	ns
t <sub>HP</sub>	Minimum Period	3.2		3.6		4.2		5.8		ns
f <sub>HMAX</sub>	Maximum Frequency		313		278		238		172	MHz
Routed Arra	ay Clock Networks	•						•		•
t <sub>RCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.0		1.1		1.3		1.8	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		1.1		1.2		1.4		2.0	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		1.3		1.5		1.7		2.4	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.6		1.8		2.1		2.9		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.6		1.8		2.1		2.9		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		0.7		8.0		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		0.7		8.0		0.9		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		0.9		1.0		1.2		1.7	ns

2-20 v5.3



Table 2-20 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 4.75 V, T<sub>J</sub> = 70°C)

		-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
5 V PCI Outp	out Module Timing <sup>1</sup>	•								•
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
d <sub>TLH</sub> <sup>2</sup>	Delta Low to High		0.016		0.02		0.022		0.032	ns/pF
d <sub>THL</sub> <sup>2</sup>	Delta High to Low		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Outp	out Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad Low to High		2.4		2.8		3.2		4.5	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		3.2		3.6		4.2		5.9	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		7.6		8.6		10.1		14.2	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.4		2.8		3.2		4.5	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		3.2		3.6		4.2		5.9	ns
$d_{TLH}$	Delta Low to High		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub>	Delta High to Low		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub>	Delta High to Low—low slew		0.046		0.057		0.066		0.089	ns/pF

- 1. Delays based on 50 pF loading.
- 2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} 0.9*V_{CCI})'$  ( $C_{load}*d_{T[LH|HL|HLS]}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

3. Delays based on 35 pF loading.



Table 2-21 • A54SX16A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	oeed <sup>1</sup>	-2 S	peed	-1 S <sub> </sub>	peed	Std. 9	peed	−F S <sub>I</sub>	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.7		0.8		0.9		1.1		1.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.5		0.5		0.6		0.7		0.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		0.7		0.8		0.9		1.1		1.5	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1.0		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		0.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.



Table 2-27 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 4.75 V, T<sub>J</sub> = 70°C)

		-3 Sp	peed <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Units
5 V PCI Out	put Module Timing <sup>2</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		1.3		1.5		1.7		2.0		2.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.2		2.5		2.8		3.3		4.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.0		3.5		3.9		4.6		6.4	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.8		3.2		3.6		4.2		5.9	ns
$d_{TLH}^3$	Delta Low to High		0.016		0.016		0.02		0.022		0.032	ns/pF
$d_{THL}^3$	Delta High to Low		0.026		0.03		0.032		0.04		0.052	ns/pF
5 V TTL Out	put Module Timing <sup>4</sup>											
t <sub>DLH</sub>	Data-to-Pad Low to High		2.2		2.5		2.8		3.3		4.6	ns
t <sub>DHL</sub>	Data-to-Pad High to Low		2.8		3.2		3.6		4.2		5.9	ns
t <sub>DHLS</sub>	Data-to-Pad High to Low—low slew		6.7		7.7		8.7		10.2		14.3	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.7		3.2		4.5	ns
t <sub>ENZLS</sub>	Enable-to-Pad, Z to L—low slew		7.4		8.4		9.5		11.0		15.4	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.9		2.2		2.5		2.9		4.1	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		3.6		4.2		4.7		5.6		7.8	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.5		2.9		3.3		3.9		5.4	ns
$d_{TLH}^3$	Delta Low to High		0.014		0.017		0.017		0.023		0.031	ns/pF
d <sub>THL</sub> <sup>3</sup>	Delta High to Low		0.023		0.029		0.031		0.037		0.051	ns/pF
d <sub>THLS</sub> <sup>3</sup>	Delta High to Low—low slew		0.043		0.046		0.057		0.066		0.089	ns/pF

- 1. All –3 speed grades have been discontinued.
- 2. Delays based on 50 pF loading.
- 3. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the  $V_{CCI}$  value into the following equation: Slew Rate [V/ns] =  $(0.1*V_{CCI} 0.9*V_{CCI})'$  ( $C_{load} * d_{T[LH|HL]HLS}$ ) where  $C_{load}$  is the load capacitance driven by the I/O in pF

 $d_{T[LH|HL|HLS]}$  is the worst case delta value from the datasheet in ns/pF.

4. Delays based on 35 pF loading.

Table 2-28 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	oeed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	Speed	−F S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>2</sup>											
t <sub>PD</sub>	Internal Array Module		8.0		0.9		1.1		1.2		1.7	ns
Predicted R	outing Delays <sup>3</sup>											
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.3		0.3		0.4		0.6	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.4		0.5		0.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		0.7		8.0		0.9		1.0		1.4	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		1.7		2.0		2.2		2.6		3.6	ns
R-Cell Timin	ng											
t <sub>RCO</sub>	Sequential Clock-to-Q		0.6		0.7		8.0		0.9		1.3	ns
$t_{CLR}$	Asynchronous Clear-to-Q		0.5		0.6		0.6		0.8		1.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.6		0.7		0.7		0.9		1.2	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.6		0.7		0.8		0.9		1.2		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.2		1.4		1.5		1.8		2.5		ns
t <sub>RECASYN</sub>	Asynchronous Recovery Time	0.3		0.4		0.4		0.5		0.7		ns
t <sub>HASYN</sub>	Asynchronous Removal Time	0.3		0.3		0.3		0.4		0.6		ns
t <sub>MPW</sub>	Clock Pulse Width	1.4		1.6		1.8		2.1		2.9		ns
Input Modu	le Propagation Delays					•		•		•		
t <sub>INYH</sub>	Input Data Pad to Y High 2.5 V LVCMOS		0.6		0.7		8.0		0.9		1.2	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 2.5 V LVCMOS		1.2		1.3		1.5		1.8		2.5	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V PCI		0.5		0.6		0.6		0.7		1.0	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V PCI		0.6		0.7		0.8		0.9		1.3	ns
t <sub>INYH</sub>	Input Data Pad to Y High 3.3 V LVTTL		0.8		0.9		1.0		1.2		1.6	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 3.3 V LVTTL		1.4		1.6		1.8		2.2		3.0	ns

#### Notes:

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

2-34 v5.3



Table 2-28 • A54SX32A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	oeed <sup>1</sup>	-2 S	peed	-1 S	peed	Std. 9	peed	−F S <sub>I</sub>	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Input Data Pad to Y High 5 V PCI		0.7		0.8		0.9		1.0		1.4	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V PCI		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYH</sub>	Input Data Pad to Y High 5 V TTL		0.9		1.1		1.2		1.4		1.9	ns
t <sub>INYL</sub>	Input Data Pad to Y Low 5 V TTL		1.4		1.6		1.8		2.1		2.9	ns
Input Modu	le Predicted Routing Delays <sup>3</sup>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.3		0.3		0.4		0.6	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.4		0.5		0.5		0.6		0.8	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.5		0.6		0.7		8.0		1.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		0.7		0.8		0.9		1		1.4	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.2		1.4		1.5		1.8		2.5	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		1.7		2		2.2		2.6		3.6	ns

- 1. All –3 speed grades have been discontinued.
- 2. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 3. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 2-37 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V<sub>CCA</sub> = 2.25 V, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		-3 Sp	peed*	-2 S	peed	-1 S	peed	Std. S	Speed	−F S	peed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Netwo	rks				1		1		1		
<sup>t</sup> нскн	Input Low to High (Pad to R-cell Input)		1.6		1.9		2.1		2.5		3.8	ns
t <sub>HCKL</sub>	Input High to Low (Pad to R-cell Input)		1.7		1.9		2.1		2.5		3.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>HCKSW</sub>	Maximum Skew		1.4		1.6		1.8		2.1		3.3	ns
t <sub>HP</sub>	Minimum Period	3.0		3.4		4.0		4.6		6.4		ns
f <sub>HMAX</sub>	Maximum Frequency		333		294		250		217		156	MHz
Routed Arra	ay Clock Networks											
<sup>t</sup> rckh	Input Low to High (Light Load) (Pad to R-cell Input)		2.2		2.6		2.9		3.4		4.8	ns
t <sub>RCKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		2.8		3.3		3.7		4.3		6.0	ns
t <sub>RCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		2.4		2.8		3.2		3.7		5.2	ns
t <sub>RCKL</sub>	Input High to Low (50% Load) (Pad to R-cell Input)		2.9		3.4		3.8		4.5		6.2	ns
t <sub>RCKH</sub>	Input Low to High (100% Load) (Pad to R-cell Input)		2.6		3.0		3.4		4.0		5.6	ns
t <sub>RCKL</sub>	Input High to Low (100% Load) (Pad to R-cell Input)		3.1		3.6		4.1		4.8		6.7	ns
t <sub>RPWH</sub>	Minimum Pulse Width High	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RPWL</sub>	Minimum Pulse Width Low	1.5		1.7		2.0		2.3		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (Light Load)		1.9		2.2		2.5		3		4.1	ns
t <sub>RCKSW</sub>	Maximum Skew (50% Load)		1.9		2.1		2.4		2.8		3.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% Load)		1.9		2.1		2.4		2.8		3.9	ns
Quadrant Array Clock Networks												
t <sub>QCKH</sub>	Input Low to High (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		1.9		2.7	ns
t <sub>QCHKL</sub>	Input High to Low (Light Load) (Pad to R-cell Input)		1.3		1.5		1.7		2		2.8	ns
t <sub>QCKH</sub>	Input Low to High (50% Load) (Pad to R-cell Input)		1.5		1.7		1.9		2.2		3.1	ns
<sup>t</sup> QCHKL	Input High to Low (50% Load) (Pad to R-cell Input)		1.5		1.8		2		2.3		3.2	ns

**Note:** \*All –3 speed grades have been discontinued.

2-46 v5.3

208-Pin PQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function	
1	GND	GND	GND	GND	
2	TDI, I/O	TDI, I/O	TDI, I/O	TDI, I/O	
3	I/O	I/O	I/O	I/O	
4	NC	I/O	I/O	I/O	
5	I/O	I/O	I/O	I/O	
6	NC	I/O	I/O	1/0	
7	I/O	I/O	I/O	I/O	
8	I/O	I/O	I/O	I/O	
9	I/O	I/O	I/O	1/0	
10	I/O	I/O	I/O	1/0	
11	TMS	TMS	TMS	TMS	
12	$V_{CCI}$	$V_{CCI}$	$V_{CCI}$	V <sub>CCI</sub>	
13	I/O	I/O	I/O	1/0	
14	NC	I/O	I/O	I/O	
15	I/O	I/O	I/O	1/0	
16	I/O	I/O	I/O	I/O	
17	NC	I/O	I/O	1/0	
18	I/O	I/O	I/O	GND	
19	I/O	I/O	I/O	$V_{CCA}$	
20	NC	I/O	I/O	1/0	
21	I/O	I/O	I/O	I/O	
22	I/O	I/O	I/O	I/O	
23	NC	I/O	I/O	1/0	
24	I/O	I/O	I/O	1/0	
25	NC	NC	NC	1/0	
26	GND	GND	GND	GND	
27	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$	
28	GND	GND	GND	GND	
29	I/O	I/O	I/O	I/O	
30	TRST, I/O	TRST, I/O	TRST, I/O	TRST, I/O	
31	NC	I/O	I/O	I/O	
32	I/O	I/O	I/O	I/O	
33	I/O	I/O	I/O	I/O	
34	I/O	I/O	I/O	I/O	
35	NC	I/O	I/O	I/O	

	208-Pin PQFP						
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	A54SX72A Function			
36	I/O	I/O	I/O	I/O			
37	I/O	I/O	I/O	I/O			
38	I/O	I/O	I/O	I/O			
39	NC	I/O	I/O	I/O			
40	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
41	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$			
42	I/O	I/O	I/O	I/O			
43	I/O	I/O	I/O	I/O			
44	I/O	I/O	I/O	I/O			
45	1/0	I/O	I/O	I/O			
46	1/0	I/O	I/O	I/O			
47	1/0	I/O	I/O	I/O			
48	NC	I/O	I/O	I/O			
49	I/O	I/O	I/O	I/O			
50	NC	I/O	I/O	I/O			
51	1/0	I/O	I/O	I/O			
52	GND	GND	GND	GND			
53	I/O	I/O	I/O	I/O			
54	I/O	I/O	I/O	I/O			
55	1/0	I/O	I/O	I/O			
56	I/O	I/O	I/O	I/O			
57	I/O	I/O	I/O	I/O			
58	1/0	I/O	I/O	I/O			
59	1/0	I/O	I/O	I/O			
60	$V_{CCI}$	V <sub>CCI</sub>	$V_{CCI}$	$V_{CCI}$			
61	NC	I/O	I/O	I/O			
62	I/O	I/O	I/O	I/O			
63	1/0	I/O	I/O	I/O			
64	NC	I/O	I/O	I/O			
65	I/O	I/O	NC	I/O			
66	1/0	I/O	I/O	1/0			
67	NC	I/O	I/O	1/0			
68	1/0	I/O	I/O	I/O			
69	I/O	I/O	I/O	I/O			
70	NC	I/O	I/O	I/O			

3-2 v5.3



144-Pin TQFP				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	
1	GND	GND	GND	
2	TDI, I/O	TDI, I/O	TDI, I/O	
3	I/O	1/0	I/O	
4	I/O	I/O	I/O	
5	I/O	1/0	I/O	
6	I/O	1/0	I/O	
7	I/O	I/O	I/O	
8	I/O	I/O	I/O	
9	TMS	TMS	TMS	
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
11	GND	GND	GND	
12	I/O	1/0	I/O	
13	I/O	1/0	I/O	
14	I/O	1/0	I/O	
15	I/O	1/0	I/O	
16	I/O	1/0	I/O	
17	I/O	1/0	I/O	
18	I/O	1/0	I/O	
19	NC	NC	NC	
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
21	I/O	1/0	I/O	
22	TRST, I/O	TRST, I/O	TRST, I/O	
23	I/O	1/0	I/O	
24	I/O	1/0	I/O	
25	I/O	I/O	I/O	
26	I/O	1/0	I/O	
27	I/O	1/0	I/O	
28	GND	GND	GND	
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
31	I/O	1/0	1/0	
32	I/O	1/0	I/O	
33	I/O	1/0	I/O	
34	I/O	1/0	1/0	
35	I/O	1/0	I/O	
36	GND	GND	GND	
37	I/O	I/O	I/O	

144-Pin TQFP					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
38	1/0	1/0	1/0		
39	1/0	1/0	1/0		
40	I/O	I/O	1/0		
41	1/0	1/0	1/0		
42	1/0	1/0	1/0		
43	I/O	I/O	1/0		
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
45	1/0	1/0	1/0		
46	1/0	1/0	1/0		
47	1/0	1/0	1/0		
48	1/0	1/0	1/0		
49	1/0	1/0	1/0		
50	1/0	1/0	1/0		
51	1/0	1/0	1/0		
52	1/0	1/0	1/0		
53	1/0	1/0	1/0		
54	PRB, I/O	PRB, I/O	PRB, I/O		
55	1/0	1/0	1/0		
56	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
57	GND	GND	GND		
58	NC	NC	NC		
59	1/0	1/0	1/0		
60	HCLK	HCLK	HCLK		
61	1/0	1/0	1/0		
62	1/0	1/0	1/0		
63	1/0	1/0	1/0		
64	1/0	1/0	1/0		
65	1/0	1/0	1/0		
66	1/0	1/0	1/0		
67	1/0	1/0	1/0		
68	$V_{CCI}$	$V_{CCI}$	V <sub>CCI</sub>		
69	1/0	1/0	1/0		
70	1/0	1/0	1/0		
71	TDO, I/O	TDO, I/O	TDO, I/O		
72	I/O	1/0	I/O		
73	GND	GND	GND		
74	I/O	1/0	1/0		

v5.3 3-9

## 329-Pin PBGA




Figure 3-5 • 329-Pin PBGA (Top View)

#### Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

3-14 v5.3

144-Pin FBGA				
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function	
G1	I/O	1/0	I/O	
G2	GND	GND	GND	
G3	I/O	1/0	I/O	
G4	I/O	I/O	I/O	
G5	GND	GND	GND	
G6	GND	GND	GND	
G7	GND	GND	GND	
G8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
G9	I/O	1/0	I/O	
G10	I/O	1/0	I/O	
G11	I/O	1/0	I/O	
G12	I/O	1/0	I/O	
H1	TRST, I/O	TRST, I/O	TRST, I/O	
H2	I/O	1/0	I/O	
Н3	I/O	I/O	I/O	
H4	I/O	I/O	I/O	
H5	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
Н6	V <sub>CCA</sub>	V <sub>CCA</sub>	$V_{CCA}$	
H7	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
Н8	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
Н9	V <sub>CCA</sub>	V <sub>CCA</sub>	$V_{CCA}$	
H10	I/O	1/0	I/O	
H11	I/O	I/O	I/O	
H12	NC	NC	NC	
J1	I/O	I/O	I/O	
J2	I/O	I/O	I/O	
J3	I/O	I/O	I/O	
J4	I/O	I/O	I/O	
J5	I/O	I/O	I/O	
J6	PRB, I/O	PRB, I/O	PRB, I/O	
J7	I/O	I/O	I/O	
J8	I/O	I/O	I/O	
J9	I/O	I/O	I/O	
J10	I/O	I/O	I/O	
J11	I/O	I/O	1/0	
J12	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	

144-Pin FBGA					
Pin Number	A54SX08A Function	A54SX16A Function	A54SX32A Function		
K1	I/O	I/O	1/0		
K2	1/0	I/O	1/0		
K3	1/0	I/O	1/0		
K4	1/0	I/O	1/0		
K5	1/0	I/O	I/O		
K6	1/0	I/O	I/O		
K7	GND	GND	GND		
K8	1/0	I/O	I/O		
K9	1/0	I/O	I/O		
K10	GND	GND	GND		
K11	1/0	I/O	I/O		
K12	1/0	I/O	I/O		
L1	GND	GND	GND		
L2	1/0	I/O	I/O		
L3	I/O	I/O	1/0		
L4	1/0	I/O	1/0		
L5	I/O	I/O	1/0		
L6	1/0	I/O	I/O		
L7	HCLK	HCLK	HCLK		
L8	1/0	I/O	I/O		
L9	1/0	I/O	I/O		
L10	1/0	I/O	I/O		
L11	1/0	I/O	I/O		
L12	1/0	I/O	I/O		
M1	1/0	I/O	I/O		
M2	1/0	I/O	I/O		
M3	1/0	I/O	I/O		
M4	1/0	I/O	1/0		
M5	1/0	I/O	I/O		
M6	I/O	I/O	I/O		
M7	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>		
M8	1/0	I/O	I/O		
M9	1/0	I/O	I/O		
M10	I/O	I/O	1/0		
M11	TDO, I/O	TDO, I/O	TDO, I/O		
M12	I/O	I/O	I/O		

3-20 v5.3

484-Pin FBGA					
Pin Number	A54SX32A Function	A54SX72A Function			
AD18	I/O	I/O			
AD19	1/0	I/O			
AD20	I/O	I/O			
AD21	1/0	I/O			
AD22	I/O	I/O			
AD23	V <sub>CCI</sub>	V <sub>CCI</sub>			
AD24	NC*	I/O			
AD25	NC*	I/O			
AD26	NC*	I/O			
AE1	NC*	NC			
AE2	I/O	I/O			
AE3	NC*	I/O			
AE4	NC*	I/O			
AE5	NC*	I/O			
AE6	NC*	I/O			
AE7	1/0	I/O			
AE8	I/O	I/O			
AE9	I/O	I/O			
AE10	I/O	I/O			
AE11	NC*	I/O			
AE12	I/O	I/O			
AE13	I/O	I/O			
AE14	I/O	I/O			
AE15	NC*	I/O			
AE16	NC*	I/O			
AE17	I/O	I/O			
AE18	I/O	I/O			
AE19	I/O	I/O			
AE20	I/O	I/O			
AE21	NC*	I/O			
AE22	NC*	I/O			
AE23	NC*	I/O			
AE24	NC*	I/O			
AE25	NC*	NC			
AE26	NC*	NC			

484-Pin FBGA					
Pin Number	A54SX32A Function	A54SX72A Function			
AF1	NC*	NC			
AF2	NC*	NC			
AF3	NC	I/O			
AF4	NC*	I/O			
AF5	NC*	I/O			
AF6	NC*	I/O			
AF7	I/O	I/O			
AF8	I/O	I/O			
AF9	I/O	I/O			
AF10	I/O	I/O			
AF11	NC*	I/O			
AF12	NC*	NC			
AF13	HCLK	HCLK			
AF14	I/O	QCLKB			
AF15	NC*	I/O			
AF16	NC*	1/0			
AF17	I/O	I/O			
AF18	I/O	I/O			
AF19	I/O	I/O			
AF20	NC*	1/0			
AF21	NC*	I/O			
AF22	NC*	I/O			
AF23	NC*	I/O			
AF24	NC*	I/O			
AF25	NC*	NC			
AF26	NC*	NC			
B1	NC*	NC			
B2	NC*	NC			
В3	NC*	I/O			
B4	NC*	I/O			
B5	NC*	I/O			
В6	I/O	I/O			
В7	I/O	I/O			
B8	I/O	I/O			
В9	I/O	I/O			

	484-Pin FBGA				
Pin	A54SX32A	A54SX72A			
Number	Function	Function			
B10	I/O	1/0			
B11	NC*	1/0			
B12	NC*	1/0			
B13	V <sub>CCI</sub>	V <sub>CCI</sub>			
B14	CLKA	CLKA			
B15	NC*	1/0			
B16	NC*	1/0			
B17	I/O	1/0			
B18	V <sub>CCI</sub>	V <sub>CCI</sub>			
B19	I/O	1/0			
B20	1/0	1/0			
B21	NC*	1/0			
B22	NC*	1/0			
B23	NC*	1/0			
B24	NC*	1/0			
B25	I/O	1/0			
B26	NC*	NC			
C1	NC*	1/0			
C2	NC*	1/0			
С3	NC*	1/0			
C4	NC*	1/0			
C5	I/O	1/0			
C6	V <sub>CCI</sub>	V <sub>CCI</sub>			
C7	I/O	1/0			
C8	I/O	1/0			
C9	V <sub>CCI</sub>	V <sub>CCI</sub>			
C10	I/O	1/0			
C11	I/O	1/0			
C12	I/O	I/O			
C13	PRA, I/O	PRA, I/O			
C14	I/O	1/0			
C15	1/0	QCLKD			
C16	I/O	1/0			
C17	I/O	1/0			
C18	I/O	1/0			

**Note:** \*These pins must be left floating on the A54SX32A device.

3-28 v5.3



## **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

#### **Advanced**

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## **Unmarked (production)**

This datasheet version contains information that is considered to be final.

## **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

# International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

v5.3 4-3