# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	15
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f031f4p7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		6.3.20	Communication interfaces
7	Packa	age info	rmation
	7.1	LQFP4	8 package information
	7.2	LQFP32	2 package information
	7.3	UFQFP	N32 package information 86
	7.4	UFQFP	N28 package information
	7.5	WLCSF	25 package information
	7.6	TSSOP	20 package information
	7.7	Therma	I characteristics
		7.7.1	Reference document
		7.7.2	Selecting the product temperature range
8	Orde	ring inf	ormation
9	Revis	ion hist	tory



### 3.11.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

# 3.12 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, or at wake up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop and Standby mode capability
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

# 3.13 Inter-integrated circuit interface (I<sup>2</sup>C)

The I<sup>2</sup>C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.



DocID025743 Rev 5

Tuble	o. Companson of r C analog an				
Aspect	Analog filter	Digital filter			
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2Cx peripheral clocks			
Benefits	Available in Stop mode	<ul> <li>Extra filtering capability vs.</li> <li>standard requirements</li> <li>Stable length</li> </ul>			
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.			

## Table 6. Comparison of I<sup>2</sup>C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

I <sup>2</sup> C features <sup>(1)</sup>	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х
Independent clock	Х
SMBus	Х
Wakeup from STOP	Х

Table 7. STM32F031x4/x6 I<sup>2</sup>C implementation

1. X = supported.

# 3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds one universal synchronous/asynchronous receiver/transmitter (USART1) which communicates at speeds of up to 6 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interface can be served by the DMA controller.

Na	me	Abbreviation	Definition					
Pin n	ame	Unless otherwis during and after	e specified in brackets below the pin name, the pin function reset is the same as the actual pin name					
		S	Supply pin					
Pin	type	I	Input-only pin					
		I/O	Input / output pin					
		FT	5 V-tolerant I/O					
		FTf	5 V-tolerant I/O, FM+ capable					
I/O atr	uoturo	ТТа	TTa 3.3 V-tolerant I/O directly connected to ADC					
i/O su	uclure	TC	TC Standard 3.3V I/O					
		В	Dedicated BOOT0 pin					
		RST	Bidirectional reset pin with embedded weak pull-up resistor					
No	tes	Unless otherwis and after reset	e specified by a note, all I/Os are set as floating inputs during					
í	Alternate functions	Functions select	ted through GPIOx_AFR registers					
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers					

#### Table 10. Legend/abbreviations used in the pinout table

	I	Pin ni	umbe	r						Pin fund	ctions
LQFP48	LQFP32	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function upon reset)	Pin type	Pin type I/O structure		Alternate functions	Additional functions
1	-	-	-	-	-	VBAT	S	-	-	Backup pow	er supply
2	-	-	-	-	-	PC13	I/O	тс	(1)(2)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
3	-	-	-	-	-	PC14-OSC32_IN (PC14)	I/O	тс	(1)(2)	-	OSC32_IN
4	-	-	-	-	-	PC15- OSC32_OUT I/O TC <sup>(1)(2)</sup> - (PC15) -		OSC32_OUT			
5	2	2	2	A5	2	PF0-OSC_IN (PF0)	I/O	FT	-	-	OSC_IN

#### Table 11. Pin definitions

Г



٦

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 15: Voltage characteristics*, *Table 16: Current characteristics* and *Table 17: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
$V_{DD}-V_{SS}$	External main supply voltage	- 0.3	4.0	V
$V_{DDA} - V_{SS}$	External analog supply voltage	- 0.3	4.0	V
$V_{DD} - V_{DDA}$	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
$V_{BAT} - V_{SS}$	External backup supply voltage	- 0.3	4.0	V
	Input voltage on FT and FTf pins	V <sub>SS</sub> - 0.3	V <sub>DDIOx</sub> + 4.0 <sup>(3)</sup>	V
V(2)	Input voltage on TTa pins	V <sub>SS</sub> - 0.3	4.0	V
VIN	BOOT0	0	9.0	V
	Input voltage on any other pin	V <sub>SS</sub> - 0.3	4.0	V
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
V <sub>SSx</sub> - V <sub>SS</sub>	Variations between all the different ground pins	-	50	mV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3 sensitivity chara	.12: Electrical acteristics	-

Table	15.	Voltage	characteristics <sup>(1)</sup>	
-------	-----	---------	--------------------------------	--

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 16: Current characteristics* for the maximum allowed injected current values.

3. Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.



Tuble	c 21.1 logialilitable voltage a				macaj	
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	PVD throshold 6	Rising edge	2.66	2.78	2.9	V
VPVD6		Falling edge	2.56	2.68	2.8	V
	DVD threshold 7	Rising edge	2.76	2.88	3	V
VPVD7	PVD threshold 7	Falling edge	2.66	2.78	2.9	V
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	-	100	-	mV
I <sub>DD(PVD)</sub>	PVD current consumption	-	-	0.15	0.26 <sup>(1)</sup>	μA

 Table 21. Programmable voltage detector characteristics (continued)

1. Guaranteed by design, not tested in production.

## 6.3.4 Embedded reference voltage

The parameters given in *Table 22* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	–40 °C < T <sub>A</sub> < +105 °C	1.2	1.23	1.25	V
t <sub>START</sub>	ADC_IN17 buffer startup time	-	-	-	10 <sup>(1)</sup>	μs
t <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage	-	4 <sup>(1)</sup>	-	-	μs
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DDA</sub> = 3 V	-	-	10 <sup>(1)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient	-	- 100 <sup>(1)</sup>	-	100 <sup>(1)</sup>	ppm/°C

Table 22. Embedded internal reference voltage

1. Guaranteed by design, not tested in production.

## 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.



										-		
				All	periphe	erals en	abled	All peripherals disabled				
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	f <sub>HCLK</sub>	Max @ T <sub>A</sub> <sup>(1)</sup>			Tun	Max @ T <sub>A</sub> <sup>(1)</sup>			Unit
				тур	25 °C	85 °C	105 °C	тур	25 °C	85 °C	105 °C	
		HSE	48 MHz	10.7	11.7 <sup>(2)</sup>	11.9	12.5 <sup>(2)</sup>	2.4	2.6 <sup>(2)</sup>	2.7	2.9 <sup>(2)</sup>	
		bypass, PLL on	32 MHz	7.1	7.8	8.1	8.2	1.6	1.7	1.9	1.9	-
			24 MHz	5.5	6.3	6.4	6.4	1.3	1.4	1.5	1.5	
	Supply	HSE	8 MHz	1.8	2.0	2.0	2.1	0.4	0.4	0.5	0.5	
I <sub>DD</sub>	current in	in PLL off	1 MHz	0.2	0.5	0.5	0.5	0.1	0.1	0.1	0.1	mA
	mode		48 MHz	10.8	11.9	12.1	12.6	2.4	2.7	2.7	2.9	
		HSI clock, PLL on	32 MHz	7.3	8.0	8.4	8.5	1.7	1.9	1.9	2.0	
			24 MHz	5.5	6.2	6.5	6.5	1.3	1.5	1.5	1.6	
		HSI clock, PLL off	8 MHz	1.9	2.2	2.3	2.4	0.5	0.5	0.5	0.6	

Table 23. Typical and maximum current consumption from  $V_{DD}$  at 3.6 V (continued)

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).

				V <sub>DDA</sub> = 2.4 V					V <sub>DDA</sub> = 3.6 V			
Symbol	Parameter	Conditions (1)	f <sub>HCLK</sub>	f <sub>HCLK</sub>	M	Max @ T <sub>A</sub> <sup>(2)</sup>			Max @ T <sub>A</sub> <sup>(2)</sup>			Unit
				тур	25 °C	85 °C	105 °C	тур	25 °C	85 °C	105 °C	
		HSF	48 MHz	150	170 <sup>(3)</sup>	178	182 <sup>(3)</sup>	164	183 <sup>(3)</sup>	195	198 <sup>(3)</sup>	
	Cumplu	bypass,	32 MHz	104	121	126	128	113	129	135	138	
	Supply current in Run or	Supply PLL on current in	24 MHz	82	96	100	103	88	102	106	108	
		Run or HSE	8 MHz	2.0	2.7	3.1	3.3	3.5	3.8	4.1	4.4	
I <sub>DDA</sub>	mode,	bypass, PLL off	1 MHz	2.0	2.7	3.1	3.3	3.5	3.8	4.1	4.4	μA
	executing		48 MHz	220	240	248	252	244	263	275	278	
	from Flash	HSI clock, PLL on	32 MHz	174	191	196	198	193	209	215	218	
	RAM		24 MHz	152	167	173	174	168	183	190	192	
		HSI clock, PLL off	8 MHz	72	79	82	83	83.5	91	94	95	

Table 24. Typical and maximum current consumption from the  $\rm V_{DDA}$  supply

 Current consumption from the V<sub>DDA</sub> supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I<sub>DDA</sub> is independent of clock frequencies.

2. Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).



trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 29: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

 $\rm f_{SW}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C =  $C_{INT}$  +  $C_{EXT}$  +  $C_S$ 

 $C_S$  is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



#### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in *Table 29*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 15: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 29*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Peripheral		Typical consumption at 25 °C	Unit
	BusMatrix <sup>(1)</sup>	3.8	
	DMA1	6.3	
	SRAM	0.7	
AHB	Flash memory interface	15.2	
	CRC	1.61	
	GPIOA	9.4	μΑνινιπΖ
	GPIOB	11.6	
	GPIOC	1.9	
	GPIOF	0.8	
	All AHB peripherals	47.5	

#### Table 29. Peripheral current consumption



# High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Symbol	Parameter	Conditions Min		Тур	Max	Unit	
f <sub>HSI14</sub>	Frequency	-	-	14	-	MHz	
TRIM	HSI14 user-trimming step	-	-	-	1 <sup>(2)</sup>	%	
DuCy <sub>(HSI14)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%	
	Accuracy of the HSI14 oscillator (factory calibrated)	T <sub>A</sub> = -40 to 105 °C	-4.2 <sup>(3)</sup>	-	5.1 <sup>(3)</sup>	%	
		T <sub>A</sub> = −10 to 85 °C	-3.2 <sup>(3)</sup>	-	3.1 <sup>(3)</sup>	%	
ACCHSI14		$T_A = 0$ to 70 °C	-2.5 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	%	
		T <sub>A</sub> = 25 °C	-1	-	1	%	
t <sub>su(HSI14)</sub>	HSI14 oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs	
I <sub>DDA(HSI14)</sub>	HSI14 oscillator power consumption	-	_	100	150 <sup>(2)</sup>	μA	

### Table 36. HSI14 oscillator characteristics<sup>(1)</sup>

1.  $V_{DDA}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.



#### Figure 19. HSI14 oscillator accuracy characterization results



Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit	
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 to +105 °C	10	kcycle	
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30		
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Year	
		10 kcycle <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20		

Table 40. Flash memory endurance and data retention

1. Data based on characterization results, not tested in production.

2. Cycling performed over the whole temperature range.

## 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 41*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP48, $T_A$ = +25 °C, f <sub>HCLK</sub> = 48 MHz, conforming to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP48, T <sub>A</sub> = +25°C, f <sub>HCLK</sub> = 48 MHz, conforming to IEC 61000-4-4	4B

### Table 41. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.



	g-							
Symbol	Ratings	Conditions	Packages	Class	Maximum value <sup>(1)</sup>	Unit		
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A$ = +25 °C, conforming to JESD22-A114	All	2	2000	V		
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A$ = +25 °C, conforming to ANSI/ESD STM5.3.1	All	C3	250	V		

 Table 43. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

#### Table 44. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105 \text{ °C conforming to JESD78A}$	II level A

## 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 45.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



Symbol	Description	Func suscep	l In it	
	Description		Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I <sub>INJ</sub>	Injected current on all FT and FTf pins	-5	NA	mA
	Injected current on all TTa, TC and RESET pins	-5	+5	

## Table 45. I/O current injection susceptibility

# 6.3.14 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the conditions summarized in *Table 18: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		TC and TTa I/O	-	0.3 V <sub>DDIC</sub>		
	l ow level input	FT and FTf I/O	-	-	0.475 V <sub>DDIOx</sub> -0.2 <sup>(1)</sup>	
V <sub>IL</sub>	voltage	BOOT0	-	-	0.3 V <sub>DDIOx</sub> -0.3 <sup>(1)</sup>	V
		All I/Os except BOOT0 pin	-	-	0.3 V <sub>DDIOx</sub>	
		TC and TTa I/O	0.445 V <sub>DDIOx</sub> +0.398 <sup>(1)</sup>	-	-	
	High lovel input	FT and FTf I/O	0.5 V <sub>DDIOx</sub> +0.2 <sup>(1)</sup>	-	-	
V <sub>IH</sub>	voltage	BOOT0	0.2 V <sub>DDIOx</sub> +0.95 <sup>(1)</sup>	-	-	V
		All I/Os except BOOT0 pin	0.7 V <sub>DDIOx</sub>	-	-	
	Schmitt trigger hysteresis	TC and TTa I/O	-	200 <sup>(1)</sup>	-	
V <sub>hys</sub>		FT and FTf I/O	-	100 <sup>(1)</sup>	-	mV
		BOOT0	-	300 <sup>(1)</sup>	-	
		TC, FT and FTf I/O TTa in digital mode V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DDIOx</sub>	-	-	± 0.1	
l <sub>lkg</sub>	Input leakage	TTa in digital mode V <sub>DDIOx</sub> ≤ V <sub>IN</sub> ≤ V <sub>DDA</sub>	-	-	1	μA
	current	TTa in analog mode V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DDA</sub>	-	-	± 0.2	
		FT and FTf I/O $V_{DDIOx} \le V_{IN} \le 5 V$	-	-	10	

Table 46.	1/0	static	characteristics
	<b>wv</b>	Static	Characteristics



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		ADC clock = HSI14	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub> <sup>(2)(4)</sup>	ADC_DR register ready latency	ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4	-	8.5	-	f <sub>PCLK</sub> cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		0.196		μs
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$	5.5		1/f <sub>PCLK</sub>	
t <sub>latr</sub> <sup>(2)</sup>		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	<sub>CLK</sub> /4 = 12 MHz 0.219		μs	
		$f_{ADC} = f_{PCLK}/4$	10.5		1/f <sub>PCLK</sub>	
		f <sub>ADC</sub> = f <sub>HSI14</sub> = 14 MHz	0.179	-	0.250	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	f <sub>ADC</sub> = f <sub>HSI14</sub>	-	1	-	1/f <sub>HSI14</sub>
+ (2)	Sampling time	f <sub>ADC</sub> = 14 MHz	0.107	-	17.1	μs
LS'-7		-	1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Stabilization time	-		14		1/f <sub>ADC</sub>
(2)	Total conversion time	f <sub>ADC</sub> = 14 MHz, 12-bit resolution	1	-	18	μs
<sup>1</sup> CONV <sup>1</sup>	(including sampling time)	12-bit resolution	14 to 252 (t <sub>S</sub> for sampling +12.5 for successive approximation)			1/f <sub>ADC</sub>

 Table 50. ADC characteristics (continued)

1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100  $\mu$ A on I<sub>DDA</sub> and 60  $\mu$ A on I<sub>DD</sub> should be taken into account.

2. Guaranteed by design, not tested in production.

3. Specified value includes only ADC timing. It does not include the latency of the register access.

4. This parameter specify latency for transfer of the conversion result to the ADC\_DR register. EOC flag is set at this time.

## Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>	
1.5	0.11	0.4	
7.5	0.54	5.9	
13.5	0.96	11.4	

#### Table 51. $R_{AIN}$ max for $f_{ADC} = 14$ MHz



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.



Figure 31. LQFP48 package outline

1. Drawing is not to scale.



1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 41. Recommended footprint for UFQFPN28 package

1. Dimensions are expressed in millimeters.



	Table 07. 10001 20 package mechanical data (continued)						
Symbol	millimeters			inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
k	0°	-	8°	0°	-	8°	
aaa	-	-	0.100	_	_	0.0039	

#### Table 67. TSSOP20 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.



#### Figure 47. Recommended footprint for TSSOP20 package

1. Dimensions are expressed in millimeters.



## 7.7.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F031x4/x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

#### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 80$  °C (measured according to JESD51-2), I<sub>DDmax</sub> = 50 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I<sub>OL</sub> = 20 mA, V<sub>OL</sub>= 1.3 V

P<sub>INTmax</sub> = 50 mA × 3.5 V= 175 mW

P<sub>IOmax = 20</sub> × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives:  $P_{INTmax}$  = 175 mW and  $P_{IOmax}$  = 272 mW:

P<sub>Dmax =</sub> 175 <sub>+</sub> 272 = 447 mW

Using the values obtained in *Table 68* T<sub>Jmax</sub> is calculated as follows:

For LQFP48, 55 °C/W

T<sub>Jmax</sub> = 80 °C + (55°C/W × 447 mW) = 80 °C + 24.585 °C = 104.585 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ) see *Table 18: General operating conditions*.

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Section 8: Ordering information*).

Note:

With this given  $P_{Dmax we can find the TAmax allowed for a given device temperature range (order code suffix 6 or 7)$ 

6 or 7). Suffix 6:  $T_{Amax} = T_{Jmax} - (55^{\circ}C/W \times 447 \text{ mW}) = 105-24.585 = 80.415^{\circ}C$ 

Suffix 7:  $T_{Amax} = T_{Jmax} - (55^{\circ}C/W \times 447 \text{ mW}) = 125-24.585 = 100.415 \text{ }^{\circ}C$ 

#### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.



Date	Revision	Changes
16-Dec-2015	4 (continued)	<ul> <li>Section 6.3.16: 12-bit ADC characteristics - changed introductory sentence</li> <li>Table 60: I<sup>2</sup>S characteristics: table reorganized, t<sub>v(SD_ST)</sub> max value updated</li> <li>Section 7: Package information:</li> <li>Figure 41: Recommended footprint for UFQFPN28 package updated</li> <li>Section 8: Part numbering:</li> <li>added tray packing to options</li> </ul>
06-Jan-2017	5	<ul> <li>Section 6: Electrical characteristics:</li> <li>Table 34: LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual.</li> <li>Table 22: Embedded internal reference voltage - V<sub>REFINT</sub> values</li> <li>Figure 26: SPI timing diagram - slave mode and CPHA = 0 and Figure 27: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected</li> <li>Section 8: Ordering information:</li> <li>The name of the section changed from the previous "Part numbering"</li> </ul>

Table 70. Document revision history (continued)



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

DocID025743 Rev 5

