



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 13x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-UFQFN |
| Supplier Device Package | 28-UFQFPN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f031g4u6 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 **Power management**

3.5.1 **Power supply schemes**

- $V_{DD} = V_{DDIO1} = 2.0$ to 3.6 V: external power supply for I/Os (V_{DDIO1}) and the internal regulator. It is provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used). It is provided externally through VDDA pin. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be established first.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to *Figure 12: Power supply scheme*.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.





Figure 2. Clock tree

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

DocID025743 Rev 5



| Tuble | | | | | | |
|-------------------------------------|---|--|--|--|--|--|
| Aspect | Analog filter | Digital filter | | | | |
| Pulse width of suppressed spikes | ≥ 50 ns | Programmable length from 1 to 15 I2Cx peripheral clocks | | | | |
| Benefits | Available in Stop mode | Extra filtering capability vs. standard requirements Stable length | | | | |
| Drawbacks | Variations depending on temperature, voltage, process | Wakeup from Stop on address match is not available when digital filter is enabled. | | | | |

Table 6. Comparison of I²C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

| I ² C features ⁽¹⁾ | I2C1 | | | |
|--|------|--|--|--|
| 7-bit addressing mode | Х | | | |
| 10-bit addressing mode | Х | | | |
| Standard mode (up to 100 kbit/s) | Х | | | |
| Fast mode (up to 400 kbit/s) | Х | | | |
| Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) | Х | | | |
| Independent clock | Х | | | |
| SMBus | Х | | | |
| Wakeup from STOP | Х | | | |

Table 7. STM32F031x4/x6 I²C implementation

1. X = supported.

3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds one universal synchronous/asynchronous receiver/transmitter (USART1) which communicates at speeds of up to 6 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interface can be served by the DMA controller.

| | F | Pin ni | umbe | r | | | | | | Pin functions | | |
|--------|--------|----------|----------|---------|---------|--------------------------------------|----------|---------------|-------|---|-------------------------|--|
| LQFP48 | LQFP32 | UFQFPN32 | UFQFPN28 | WLCSP25 | TSSOP20 | Pin name (function upon reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions | |
| 41 | 28 | 28 | 26 | C2 | - | PB5 | I/O | FT | - | SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2 | - | |
| 42 | 29 | 29 | 27 | B2 | - | PB6 | I/O | FTf | - | I2C1_SCL, USART1_TX, TIM16_CH1N | - | |
| 43 | 30 | 30 | 28 | A3 | - | PB7 | I/O | FTf | - | I2C1_SDA, USART1_RX, TIM17_CH1N | - | |
| 44 | 31 | 31 | 1 | A4 | 1 | BOOT0 | I | В | - | Boot memory | / selection | |
| 45 | - | 32 | - | - | - | PB8 | I/O | FTf | (4) | I2C1_SCL, TIM16_CH1 | - | |
| 46 | - | - | - | - | - | PB9 | I/O | FTf | - | I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT | - | |
| 47 | 32 | 0 | - | E1 | - | VSS | S | - | - | Grou | nd | |
| 48 | 1 | 1 | - | - | - | VDD | S | - | - | Digital powe | er supply | |

 Table 11. Pin definitions (continued)

 PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
 The speed should not exceed 2 MHz with a maximum load of 30 pF

The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content
of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC
domain and RTC register descriptions in the reference manual.

3. VSSA pin is not in package pinout. VSSA pad of the die is connected to VSS pin.

4. On the LQFP32 package, PB2 and PB8 should be treated as unconnected pins (even when they are not available on the package, they are not forced to a defined level by hardware).

5. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.

6. On the WLCSP25 package, PB3, PB4 and PA15 must be set to defined levels by software, as their corresponding pads on the silicon die are left unconnected. Apply same recommendations as for unconnected pins.



| Bus | Boundary address | Size | Peripheral |
|------|---|---------|--|
| | 0x4800 1800 - 0x5FFF FFFF | ~384 MB | Reserved |
| | 0x4800 1400 - 0x4800 17FF | 1KB | GPIOF |
| | 0x4800 0C00 - 0x4800 13FF | 2KB | Reserved |
| AHB2 | 0x4800 0800 - 0x4800 0BFF | 1KB | GPIOC |
| | 0x4800 0400 - 0x4800 07FF | 1KB | GPIOB |
| | 0x4800 0000 - 0x4800 03FF | 1KB | GPIOA |
| | 0x4002 4400 - 0x47FF FFFF | ~128 MB | Reserved |
| | 0x4002 3400 - 0x4002 3FFF | 3 KB | Reserved |
| | 0x4002 3000 - 0x4002 33FF | 1 KB | CRC |
| | 0x4002 2400 - 0x4002 2FFF | 3 KB | Reserved |
| | 0x4002 2000 - 0x4002 23FF | 1 KB | Flash memory interface |
| ALDI | 0x4002 1400 - 0x4002 1FFF | 3 KB | Reserved |
| | 0x4002 1000 - 0x4002 13FF | 1 KB | RCC |
| | 0x4002 0400 - 0x4002 0FFF | 3 KB | PeripheralReservedGPIOFReservedGPIOAGPIOAGPIOAReservedCRCReservedFlash memory interfaceReservedReservedReservedDMAReservedDMAReservedDBGMCUDBGMCUReservedDBGMCUReservedDBGMCUReservedDBGMCUReservedDBGMCUReservedDBGMCUReservedADCADCADCEXTISYSCFGReservedSYSCFGReservedReserved |
| | Boundary address Size Free 0x4800 1800 - 0x5FFF FFFF -384 MB R 0x4800 1400 - 0x4800 17FF 1KB 0x4800 0000 - 0x4800 08FF 1KB 0x4800 0000 - 0x4800 03FF 1KB 0x4800 0000 - 0x4800 03FF 1KB 0x4002 4400 - 0x47FF FFFF ~128 MB R 0x4002 3400 - 0x4002 3FF 3 KB R 0x4002 2000 - 0x4002 3FF 3 KB R 0x4002 2000 - 0x4002 2FFF 3 KB R 0x4002 1400 - 0x4002 2FFF 3 KB R 0x4002 1400 - 0x4002 1FFF 3 KB R 0x4002 1000 - 0x4002 0FFF 3 KB R 0x4001 000 - 0x4001 23FF 1 KB 0x4001 2000 - 0x4001 23FF 1 KB R 0x4002 1000 - 0x4001 23FF 1 KB R 0x4002 1000 - 0x4001 23FF 1 KB R 0x4001 5000 - 0x4001 56FF 1 KB D 0x4001 1800 - 0x4001 57FF 3 KB R 0x4001 4200 - 0x4001 35FF 1 KB D </td <td>DMA</td> | DMA | |
| | 0x4001 8000 - 0x4001 FFFF | 32 KB | Reserved |
| | 0x4001 5C00 - 0x4001 7FFF | 9KB | Reserved |
| | 0x4001 5800 - 0x4001 5BFF | 1KB | DBGMCU |
| | 0x4001 4C00 - 0x4001 57FF | 3KB | Reserved |
| | 0x4001 4800 - 0x4001 4BFF | 1KB | TIM17 |
| | 0x4001 4400 - 0x4001 47FF | 1KB | TIM16 |
| | 0x4001 3C00 - 0x4001 43FF | 2KB | Reserved |
| | 0x4001 3800 - 0x4001 3BFF | 1KB | USART1 |
| APB | 0x4001 3400 - 0x4001 37FF | 1KB | Reserved |
| | 0x4001 3000 - 0x4001 33FF | 1KB | SPI1/I2S1 |
| | 0x4001 2C00 - 0x4001 2FFF | 1KB | TIM1 |
| | 0x4001 2800 - 0x4001 2BFF | 1KB | Reserved |
| | 0x4001 2400 - 0x4001 27FF | 1KB | ADC |
| | 0x4001 0800 - 0x4001 23FF | 7KB | Reserved |
| | 0x4001 0400 - 0x4001 07FF | 1KB | EXTI |
| | 0x4001 0000 - 0x4001 03FF | 1KB | SYSCFG |
| | 0x4000 8000 - 0x4000 FFFF | 32 KB | Reserved |



6.1.7 Current consumption measurement



Figure 13. Current consumption measurement scheme



1. Guaranteed by design, not tested in production.





Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 15*.

| Symbol | Parameter ⁽¹⁾ | Min | Тур | Мах | Unit |
|--|---------------------------------------|------------------------|--------|------------------------|------|
| f _{LSE_ext} | User external clock source frequency | - | 32.768 | 1000 | kHz |
| V_{LSEH} | OSC32_IN input pin high level voltage | 0.7 V _{DDIOx} | - | V _{DDIOx} | V |
| V _{LSEL} | OSC32_IN input pin low level voltage | V _{SS} | - | 0.3 V _{DDIOx} | v |
| t _{w(LSEH)} t _{w(LSEL)} | OSC32_IN high or low time | 450 | - | - | nc |
| t _{r(LSE)} t _{f(LSE)} | OSC32_IN rise or fall time | - | - | 50 | 115 |

Table 32. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.





DocID025743 Rev 5



Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



Figure 17. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.8 Internal clock source characteristics

The parameters given in *Table 35* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*. The provided curves are characterization results, not tested in production.



Low-speed internal (LSI) RC oscillator

| Table 37. LSI | oscillator | characteristics ⁽¹⁾ |
|---------------|------------|--------------------------------|
|---------------|------------|--------------------------------|

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------------------|----------------------------------|-----|------|-----|------|
| f _{LSI} | Frequency | 30 | 40 | 50 | kHz |
| t _{su(LSI)} ⁽²⁾ | LSI oscillator startup time | - | - | 85 | μs |
| I _{DDA(LSI)} ⁽²⁾ | LSI oscillator power consumption | - | 0.75 | 1.2 | μÂ |

1. V_{DDA} = 3.3 V, T_A = –40 to 105 $^\circ\text{C}$ unless otherwise specified.

2. Guaranteed by design, not tested in production.

6.3.9 PLL characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

| Symbol | Parameter | | Unit | | |
|-----------------------|--------------------------------|-------------------|------|--------------------|------|
| Symbol | Faiameter | Min | Тур | Max | Unit |
| f | PLL input clock ⁽¹⁾ | 1 ⁽²⁾ | 8.0 | 24 ⁽²⁾ | MHz |
| 'PLL_IN | PLL input clock duty cycle | 40 ⁽²⁾ | - | 60 ⁽²⁾ | % |
| f _{PLL_OUT} | PLL multiplier output clock | 16 ⁽²⁾ | - | 48 | MHz |
| t _{LOCK} | PLL lock time | - | - | 200 ⁽²⁾ | μs |
| Jitter _{PLL} | Cycle-to-cycle jitter | - | _ | 300 ⁽²⁾ | ps |

Table 38. PLL characteristics

1. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL_OUT}.

2. Guaranteed by design, not tested in production.

6.3.10 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Table 39. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max ⁽¹⁾ | Unit |
|--------------------|-------------------------|----------------------------------|-----|------|--------------------|------|
| t _{prog} | 16-bit programming time | T _A = - 40 to +105 °C | 40 | 53.5 | 60 | μs |
| t _{ERASE} | Page (1 KB) erase time | T _A = - 40 to +105 °C | 20 | - | 40 | ms |
| t _{ME} | Mass erase time | T _A = - 40 to +105 °C | 20 | - | 40 | ms |
| | Supply ourrept | Write mode | - | - | 10 | mA |
| 'DD | Supply current | Erase mode | - | - | 12 | mA |

1. Guaranteed by design, not tested in production.



| Symbol | Ratings | Conditions | Packages | Class | Maximum value ⁽¹⁾ | Unit | | | |
|-----------------------|---|--|----------|-------|---------------------------------|------|--|--|--|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | T_A = +25 °C, conforming to JESD22-A114 | All | 2 | 2000 | V | | | |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | T_A = +25 °C, conforming to ANSI/ESD STM5.3.1 | All | C3 | 250 | V | | | |

Table 43. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 44. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|---------------------------------------|------------|
| LU | Static latch-up class | T_A = +105 °C conforming to JESD78A | II level A |

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 45.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



| Symbol | Description | Func suscer | Unit | | |
|------------------|--|----------------|--------------------|------|--|
| Symbol | Description | | Positive injection | Unit | |
| | Injected current on BOOT0 | -0 | NA | | |
| I _{INJ} | Injected current on all FT and FTf pins -5 NA | | | mA | |
| | Injected current on all TTa, TC and RESET pins | -5 | +5 | | |

Table 45. I/O current injection susceptibility

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the conditions summarized in *Table 18: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit | |
|----------------------|----------------------------------|---|--|--------------------|--|------|--|
| | | TC and TTa I/O | - | - | 0.3 V _{DDIOx} +0.07 ⁽¹⁾ | | |
| | Low level input | FT and FTf I/O | - | - | 0.475 V _{DDIOx} -0.2 ⁽¹⁾ | | |
| V _{IL} | voltage | BOOT0 | - | - | 0.3 V _{DDIOx} -0.3 ⁽¹⁾ | V | |
| | | All I/Os except BOOT0 pin | - | - | 0.3 V _{DDIOx} | | |
| | | TC and TTa I/O | 0.445 V _{DDIOx} +0.398 ⁽¹⁾ | - | - | | |
| | High lovel input | FT and FTf I/O | 0.5 V _{DDIOx} +0.2 ⁽¹⁾ | - | - | | |
| V _{IH} | voltage | BOOT0 | 0.2 V _{DDIOx} +0.95 ⁽¹⁾ | - | - | V | |
| | | All I/Os except BOOT0 pin | 0.7 V _{DDIOx} | - | - | | |
| | | TC and TTa I/O | - | 200 ⁽¹⁾ | - | | |
| V _{hys} | V _{hys} Schmitt trigger | FT and FTf I/O | - | 100 ⁽¹⁾ | - | mV | |
| | | BOOT0 | - | 300 ⁽¹⁾ | - | | |
| | | TC, FT and FTf I/O TTa in digital mode V _{SS} ≤ V _{IN} ≤ V _{DDIOx} | - | - | ± 0.1 | | |
| l _{ıkg} Cur | Input leakage | TTa in digital mode V _{DDIOx} ≤ V _{IN} ≤ V _{DDA} | - | - | 1 | μA | |
| | current ⁽⁻⁾ | TTa in analog mode V _{SS} ≤ V _{IN} ≤ V _{DDA} | - | - | ± 0.2 | | |
| | | FT and FTf I/O $V_{DDIOx} \le V_{IN} \le 5 V$ | - | - | 10 | | |

| Table 46. | 1/0 | static | characteristics |
|-----------|-----------|--------|------------------|
| | wv | Static | cilaracteristics |



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 48*, respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

| OSPEEDRy [1:0] value ⁽¹⁾ | Symbol | Parameter | Conditions | Min | Max | Unit | |
|---|--------------------------|---|--|-------|-----|------|--|
| | f _{max(IO)out} | Maximum frequency ⁽³⁾ | | - | 2 | MHz | |
| x0 | t _{f(IO)out} | Output fall time | C _L = 50 pF | - | 125 | ne | |
| | t _{r(IO)out} | Output rise time | | - | 125 | 115 | |
| | f _{max(IO)out} | Maximum frequency ⁽³⁾ | | - | 10 | MHz | |
| 01 | t _{f(IO)out} | Output fall time | C _L = 50 pF | - | 25 | ns | |
| | t _{r(IO)out} | Output rise time | | - | 25 | | |
| | | | C_L = 30 pF, $V_{DDIOx} \ge 2.7 V$ | - | 50 | | |
| | f _{max(IO)} out | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$ | - | 30 | MHz | |
| | | | C_L = 50 pF, V_{DDIOX} < 2.7 V | - | 20 | | |
| | | | C_L = 30 pF, $V_{DDIOx} \ge 2.7 V$ | V - 5 | | | |
| 11 | t _{f(IO)out} | Output fall time | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$ | - | 8 | | |
| | | | C_L = 50 pF, V_{DDIOX} < 2.7 V | - | 12 | 200 | |
| | | | C_L = 30 pF, $V_{DDIOx} \ge 2.7 V$ | - | 5 | 115 | |
| | t _{r(IO)out} | Output rise time | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$ - | | 8 | | |
| | | | C_L = 50 pF, V_{DDIOX} < 2.7 V | - | 12 | | |
| Fm+ | f _{max(IO)out} | Maximum frequency ⁽³⁾ | | - | 2 | MHz | |
| configuration | t _{f(IO)out} | Output fall time C _L = 50 pF | | - | 12 | 200 | |
| (+) | t _{r(IO)out} | Output rise time | | | 34 | 115 | |
| - | t _{EXTIpw} | Pulse width of external signals detected by the EXTI controller | - | 10 | - | ns | |

| Table 48 | . I/O AC | characteristics ⁽ | 1)(2) |
|----------|----------|------------------------------|-------|
|----------|----------|------------------------------|-------|

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design, not tested in production.

3. The maximum frequency is defined in *Figure 22*.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.





Figure 22. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, $\mathsf{R}_{\mathsf{PU}}.$

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|------------------------|--|-----------------------------------|---|-----|--|------|
| V _{IL(NRST)} | NRST input low level voltage | - | - | - | 0.3 V _{DD} +0.07 ⁽¹⁾ | V |
| V _{IH(NRST)} | NRST input high level voltage | - | 0.445 V _{DD} +0.398 ⁽¹⁾ | - | - | v |
| V _{hys(NRST)} | NRST Schmitt trigger voltage hysteresis | - | - | 200 | - | mV |
| R _{PU} | Weak pull-up equivalent resistor ⁽²⁾ | V _{IN} = V _{SS} | 25 | 40 | 55 | kΩ |
| V _{F(NRST)} | NRST input filtered pulse | - | - | - | 100 ⁽¹⁾ | ns |
| V | NPST input not filtered pulse | $2.7 < V_{DD} < 3.6$ | 300 ⁽³⁾ | - | - | ne |
| YNF(NRST) | | 2.0 < V _{DD} < 3.6 | 500 ⁽³⁾ | - | - | 113 |

 Table 49. NRST pin characteristics

1. Data based on design simulation only. Not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

3. Data based on design simulation only. Not tested in production.





Figure 24. ADC accuracy characteristics





Refer to Table 50: ADC characteristics for the values of $\mathsf{R}_{AIN},\,\mathsf{R}_{ADC}$ and $\mathsf{C}_{ADC}.$ 1.

 $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 12: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



6.3.17 Temperature sensor characteristics

| Table | 53. | ΤS | characteristics |
|-------|-----|----|-----------------|
| Iabic | 55. | 10 | Characteristics |

| Symbol | Parameter | Min | Тур | Max | Unit |
|------------------------------------|--|------|------|------|-------|
| T _L ⁽¹⁾ | V _{SENSE} linearity with temperature | - | ± 1 | ± 2 | °C |
| Avg_Slope ⁽¹⁾ | Average slope | 4.0 | 4.3 | 4.6 | mV/°C |
| V ₃₀ | Voltage at 30 °C (± 5 °C) ⁽²⁾ | 1.34 | 1.43 | 1.52 | V |
| t _{START} ⁽¹⁾ | ADC_IN16 buffer startup time | - | - | 10 | μs |
| t _{S_temp} ⁽¹⁾ | ADC sampling time when reading the temperature | 4 | - | - | μs |

1. Guaranteed by design, not tested in production.

2. Measured at V_{DDA} = 3.3 V ± 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

6.3.18 V_{BAT} monitoring characteristics

| Symbol | Parameter | | Тур | Мах | Unit |
|------------------------------------|--|----|--------|-----|------|
| R | Resistor bridge for V _{BAT} | | 2 x 50 | - | kΩ |
| Q | Ratio on V _{BAT} measurement | | 2 | - | - |
| Er ⁽¹⁾ | Error on Q | -1 | - | +1 | % |
| t _{S_vbat} ⁽¹⁾ | ADC sampling time when reading the V_{BAT} | 4 | - | - | μs |

Table 54. V_{BAT} monitoring characteristics

1. Guaranteed by design, not tested in production.

6.3.19 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------|-------------------------------|-------------------------------|-----|-------------------------|-----|----------------------|
| t _{ere} (TINA) | Timer resolution time | - | - | 1 | - | t _{TIMxCLK} |
| res(TIM) | | f _{TIMxCLK} = 48 MHz | - | 20.8 | - | ns |
| f | Timer external clock | - | - | f _{TIMxCLK} /2 | - | MHz |
| 'EXT | CH4 | f _{TIMxCLK} = 48 MHz | - | 24 | - | MHz |
| | 16-bit timer maximum | - | - | 2 ¹⁶ | - | t _{TIMxCLK} |
| tury count | period | f _{TIMxCLK} = 48 MHz | - | 1365 | - | μs |
| 'MAX_COUNT | 32-bit counter maximum period | - | - | 2 ³² | - | t _{TIMxCLK} |
| | | f _{TIMxCLK} = 48 MHz | - | 89.48 | - | s |

| Table 55. TIM | k characteristics |
|---------------|-------------------|
|---------------|-------------------|



| Symbol | Parameter | Min | Max | Unit |
|-----------------|--|-------------------|--------------------|------|
| Cymbol | i arameter | | Max | onn |
| t _{AF} | Maximum width of spikes that are suppressed by the analog filter | 50 ⁽²⁾ | 260 ⁽³⁾ | ns |

| Table 58. I C analog filter characteristics | Table | 58. | I ² C | analog | filter | characteristics ⁽¹ |
|---|-------|-----|------------------|--------|--------|-------------------------------|
|---|-------|-----|------------------|--------|--------|-------------------------------|

1. Guaranteed by design, not tested in production.

2. Spikes with widths below $t_{AF(min)}$ are filtered.

3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 59* for SPI or in *Table 60* for I^2S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 18: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

| Symbol | Parameter | meter Conditions | | Мах | Unit | |
|--|----------------------------------|---|-------------|-------------|------|--|
| f _{SCK} | SDI clock froguency | Master mode | - 18 | | | |
| 1/t _{c(SCK)} | | Slave mode | - | 18 | | |
| $t_{r(SCK)} \ t_{f(SCK)}$ | SPI clock rise and fall time | Capacitive load: C = 15 pF | - | 6 | ns | |
| t _{su(NSS)} | NSS setup time | Slave mode | 4Tpclk | - | | |
| t _{h(NSS)} | NSS hold time | Slave mode | 2Tpclk + 10 | - | | |
| t _{w(SCKH)} t _{w(SCKL)} | SCK high and low time | Master mode, f _{PCLK} = 36 MHz, presc = 4 | Tpclk/2 -2 | Tpclk/2 + 1 | | |
| t _{su(MI)} | Data input setup time | Master mode | 4 | - | | |
| t _{su(SI)} | | Slave mode | 5 | - | | |
| t _{h(MI)} | Data input hold time | Master mode | 4 | - | | |
| t _{h(SI)} | | Slave mode | 5 | - | ns | |
| t _{a(SO)} ⁽²⁾ | Data output access time | Slave mode, f _{PCLK} = 20 MHz | 0 | 3Tpclk | | |
| t _{dis(SO)} ⁽³⁾ | Data output disable time | Slave mode | 0 | 18 | | |
| t _{v(SO)} | Data output valid time | Slave mode (after enable edge) | - | 22.5 | | |
| t _{v(MO)} | Data output valid time | Master mode (after enable edge) | - | 6 | | |
| t _{h(SO)} | Data output hold time | Slave mode (after enable edge) | 11.5 | - | - | |
| t _{h(MO)} | | Master mode (after enable edge) | 2 | - | | |
| DuCy(SCK) | SPI slave input clock duty cycle | Slave mode | 25 | 75 | % | |

| Table 59. SPI | characteristics ⁽ | (1) |
|---------------|------------------------------|-----|
|---------------|------------------------------|-----|

1. Data based on characterization results, not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z



1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 41. Recommended footprint for UFQFPN28 package

1. Dimensions are expressed in millimeters.



Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

| Table 69. Ord | ering info | orma | tion sch | eme | | | |
|---|------------|--------|----------|-----|---|---|---|
| Example: | STM32 | F | 031 G | 6 | Т | 6 | х |
| Device family STM32 = ARM-based 32-bit microcontro | ller | | | | | | |
| Product type | | | | | | | |
| F = General-purpose | | | | | | | |
| Sub-family 031 = STM32F031xx | | | | | | | |
| Pin count | | | | | | | |
| F = 20 pins | | | | | | | |
| E = 25 pins | | | | | | | |
| G = 28 pins | | | | | | | |
| K = 32 pins | | | | | | | |
| C = 48 pins | | | | | | | |
| User code memory size | | | | | | | |
| 4 = 16 Kbyte | | | | | | | |
| 6 = 32 Kbyte | | | | | | | |
| Package | | | | | | | |
| P = TSSOP | | | | | | | |
| U = UFQFPN | | | | | | | |
| T = LQFP | | | | | | | |
| Y = WLCSP | | | | | | | |
| Temperature range | | | | | | | |
| 6 = -40 °C to +85 °C | | | | | | | |
| 7 = -40 °C to +105 °C | | | | | | | |
| Options | udoo pooli | na tur | | | | | |

xxx = code ID of programmed parts (includes packing type) TR = tape and reel packing blank = tray packing



| Date | Revision | Changes | | |
|-------------|------------------|---|--|--|
| 28-Aug-2015 | 3 (continued) | Added WLCSP25 package, updates in the following: Table 1: Device summary, Section 2: Description, Table 2: STM32F031x4/x6 family device features and peripheral counts, Section 4: Pinouts and pin description: addition of Figure 7: WLCSP25 25-ball package ballout (bump side) and update of Table 11: Pin definitions, Table 18: General operating conditions, Section 7: Package information with the addition of Section 7.5: WLCSP25 package information, Table 68: Package thermal characteristics. | | |
| 16-Dec-2015 | 4 | Cover page: number of timers added in the title Table 1: Device summary - STM32F031x4 added Section 2: Description: Figure 1: Block diagram updated Section 3: Functional overview: Figure 2: Clock tree updated Section 3.5.4: Low-power modes - added explicit inf. on peripherals configurable to operate with HSI Section 3.10.2: Internal voltage reference (V_{REFINT}) - removed information on comparators Section 3.11.2: General-purpose timers (TIM2, 3, 14, 16, 17) - number of gen-purpose timers corrected Section Table 7.: STM32F031x4/x6 I²C implementation - added 20mA output drive current Section 4: Pinouts and pin description: Package pinout figures updated (look and feel) Figure 7: WLCSP25 package pinout - now presented in top view Table 11: Pin definitions - notes 3 and 6 added Section 5: Memory mapping: added information on memory mapping difference of STM32F031x4 from STM32F031x6 Section 6: Electrical characteristics: Table 22: Embedded internal reference voltage: removed -40°-to-85° condition and associated note for V_{REFINT} Table 25 and Table 26 values rounded to 1 decimal Table 50: ADC characteristics - updated some parameter values, test conditions and added footnotes ⁽³⁾ and ⁽⁴⁾ | | |

