



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 13x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f031k6t6 |

Contents

| | | |
|----------|---|-----------|
| 1 | Introduction | 8 |
| 2 | Description | 9 |
| 3 | Functional overview | 11 |
| 3.1 | ARM®-Cortex®-M0 core | 11 |
| 3.2 | Memories | 11 |
| 3.3 | Boot modes | 11 |
| 3.4 | Cyclic redundancy check calculation unit (CRC) | 12 |
| 3.5 | Power management | 12 |
| 3.5.1 | Power supply schemes | 12 |
| 3.5.2 | Power supply supervisors | 12 |
| 3.5.3 | Voltage regulator | 12 |
| 3.5.4 | Low-power modes | 13 |
| 3.6 | Clocks and startup | 13 |
| 3.7 | General-purpose inputs/outputs (GPIOs) | 14 |
| 3.8 | Direct memory access controller (DMA) | 15 |
| 3.9 | Interrupts and events | 15 |
| 3.9.1 | Nested vectored interrupt controller (NVIC) | 15 |
| 3.9.2 | Extended interrupt/event controller (EXTI) | 15 |
| 3.10 | Analog-to-digital converter (ADC) | 15 |
| 3.10.1 | Temperature sensor | 16 |
| 3.10.2 | Internal voltage reference (V_{REFINT}) | 16 |
| 3.10.3 | V_{BAT} battery voltage monitoring | 16 |
| 3.11 | Timers and watchdogs | 17 |
| 3.11.1 | Advanced-control timer (TIM1) | 17 |
| 3.11.2 | General-purpose timers (TIM2, 3, 14, 16, 17) | 17 |
| 3.11.3 | Independent watchdog (IWDG) | 18 |
| 3.11.4 | System window watchdog (WWDG) | 18 |
| 3.11.5 | SysTick timer | 19 |
| 3.12 | Real-time clock (RTC) and backup registers | 19 |
| 3.13 | Inter-integrated circuit interface (I ² C) | 19 |
| 3.14 | Universal synchronous/asynchronous receiver/transmitter (USART) | 20 |

List of figures

| | | |
|------------|---|----|
| Figure 1. | Block diagram | 10 |
| Figure 2. | Clock tree | 14 |
| Figure 3. | LQFP48 package pinout | 23 |
| Figure 4. | LQFP32 package pinout | 23 |
| Figure 5. | UFQFPN32 package pinout | 24 |
| Figure 6. | UFQFPN28 package pinout | 24 |
| Figure 7. | WLCSP25 package pinout | 25 |
| Figure 8. | TSSOP20 package pinout | 25 |
| Figure 9. | STM32F031x6 memory map | 33 |
| Figure 10. | Pin loading conditions | 36 |
| Figure 11. | Pin input voltage | 36 |
| Figure 12. | Power supply scheme | 37 |
| Figure 13. | Current consumption measurement scheme | 38 |
| Figure 14. | High-speed external clock source AC timing diagram | 54 |
| Figure 15. | Low-speed external clock source AC timing diagram | 54 |
| Figure 16. | Typical application with an 8 MHz crystal | 56 |
| Figure 17. | Typical application with a 32.768 kHz crystal | 57 |
| Figure 18. | HSI oscillator accuracy characterization results for soldered parts | 58 |
| Figure 19. | HSI14 oscillator accuracy characterization results | 59 |
| Figure 20. | TC and TTa I/O input characteristics | 66 |
| Figure 21. | Five volt tolerant (FT and FTf) I/O input characteristics | 66 |
| Figure 22. | I/O AC characteristics definition | 69 |
| Figure 23. | Recommended NRST pin protection | 70 |
| Figure 24. | ADC accuracy characteristics | 73 |
| Figure 25. | Typical connection diagram using the ADC | 73 |
| Figure 26. | SPI timing diagram - slave mode and CPHA = 0 | 77 |
| Figure 27. | SPI timing diagram - slave mode and CPHA = 1 | 77 |
| Figure 28. | SPI timing diagram - master mode | 78 |
| Figure 29. | I ² S slave timing diagram (Philips protocol) | 79 |
| Figure 30. | I ² S master timing diagram (Philips protocol) | 80 |
| Figure 31. | LQFP48 package outline | 81 |
| Figure 32. | Recommended footprint for LQFP48 package | 82 |
| Figure 33. | LQFP48 package marking example | 83 |
| Figure 34. | LQFP32 package outline | 84 |
| Figure 35. | Recommended footprint for LQFP32 package | 85 |
| Figure 36. | LQFP32 package marking example | 86 |
| Figure 37. | UFQFPN32 package outline | 87 |
| Figure 38. | Recommended footprint for UFQFPN32 package | 88 |
| Figure 39. | UFQFPN32 package marking example | 89 |
| Figure 40. | UFQFPN28 package outline | 90 |
| Figure 41. | Recommended footprint for UFQFPN28 package | 91 |
| Figure 42. | UFQFPN28 package marking example | 92 |
| Figure 43. | WLCSP25 package outline | 93 |
| Figure 44. | Recommended footprint for WLCSP25 package | 94 |
| Figure 45. | WLCSP25 package marking example | 95 |
| Figure 46. | TSSOP20 package outline | 96 |
| Figure 47. | Recommended footprint for TSSOP20 package | 97 |
| Figure 48. | TSSOP20 package marking example | 98 |

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F031x4/x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM® Cortex®-M0 core, please refer to the Cortex®-M0 Technical Reference Manual, available from the www.arm.com website.



In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

3.5.4 Low-power modes

The STM32F031x4/x6 microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- **Stop mode**

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC, I2C1 or USART1.

USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

- **Standby mode**

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Table 8. STM32F031x4/x6 USART implementation

| USART modes/features ⁽¹⁾ | USART1 |
|---|--------|
| Hardware flow control for modem | X |
| Continuous communication using DMA | X |
| Multiprocessor communication | X |
| Synchronous mode | X |
| Smartcard mode | X |
| Single-wire half-duplex communication | X |
| IrDA SIR ENDEC block | X |
| LIN mode | X |
| Dual clock domain and wakeup from Stop mode | X |
| Receiver timeout interrupt | X |
| Modbus communication | X |
| Auto baud rate detection | X |
| Driver Enable | X |

1. X = supported.

3.15 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

The SPI is able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I²S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 9. STM32F031x4/x6 SPI/I²S implementation

| SPI features ⁽¹⁾ | SPI |
|-----------------------------|-----|
| Hardware CRC calculation | X |
| Rx/Tx FIFO | X |
| NSS pulse mode | X |
| I ² S mode | X |
| TI mode | X |

1. X = supported.

3.16 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

Table 10. Legend/abbreviations used in the pinout table

| Name | | Abbreviation | Definition |
|---------------|----------------------|---|---|
| Pin name | | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name | |
| Pin type | | S | Supply pin |
| | | I | Input-only pin |
| | | I/O | Input / output pin |
| I/O structure | | FT | 5 V-tolerant I/O |
| | | FTf | 5 V-tolerant I/O, FM+ capable |
| | | TTa | 3.3 V-tolerant I/O directly connected to ADC |
| | | TC | Standard 3.3V I/O |
| | | B | Dedicated BOOT0 pin |
| | | RST | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes | | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset | |
| Pin functions | Alternate functions | Functions selected through GPIOx_AFR registers | |
| | Additional functions | Functions directly selected/enabled through peripheral registers | |

Table 11. Pin definitions

| Pin number | | | | | | Pin name (function upon reset) | Pin type | I/O structure | Notes | Pin functions | |
|------------|--------|----------|----------|---------|---------|-----------------------------------|----------|---------------|--------|---------------------|--|
| LQFP48 | LQFP32 | UFQFPN32 | UFQFPN28 | WLCSP25 | TSSOP20 | | | | | Alternate functions | Additional functions |
| 1 | - | - | - | - | - | VBAT | S | - | - | Backup power supply | |
| 2 | - | - | - | - | - | PC13 | I/O | TC | (1)(2) | - | RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2 |
| 3 | - | - | - | - | - | PC14-OSC32_IN (PC14) | I/O | TC | (1)(2) | - | OSC32_IN |
| 4 | - | - | - | - | - | PC15- OSC32_OUT (PC15) | I/O | TC | (1)(2) | - | OSC32_OUT |
| 5 | 2 | 2 | 2 | A5 | 2 | PF0-OSC_IN (PF0) | I/O | FT | - | - | OSC_IN |

Table 11. Pin definitions (continued)

| Pin number | | | | | | Pin name (function upon reset) | Pin type | I/O structure | Notes | Pin functions | |
|------------|-----------|------------------|-----------|-----------|-----------|--------------------------------------|----------|---------------|-------|--|---------------------------------|
| LQFP48 | LQFP32 | UFQFPN32 | UFQFPN28 | WLCSP25 | TSSOP20 | | | | | Alternate functions | Additional functions |
| 6 | 3 | 3 | 3 | B5 | 3 | PF1-OSC_OUT (PF1) | I/O | FT | - | - | OSC_OUT |
| 7 | 4 | 4 | 4 | C5 | 4 | NRST | I/O | RST | - | Device reset input / internal reset output (active low) | |
| 8 | 16 (3) | 0 ⁽³⁾ | 16 (3) | E1 (3) | 15 (3) | VSSA | S | | - | Analog ground | |
| 9 | 5 | 5 | 5 | D5 | 5 | VDDA | S | | - | Analog power supply | |
| 10 | 6 | 6 | 6 | B4 | 6 | PA0 | I/O | TTa | - | TIM2_CH1_ETR, USART1_CTS | ADC_IN0, RTC_TAMP2, WKUP1 |
| 11 | 7 | 7 | 7 | C4 | 7 | PA1 | I/O | TTa | - | TIM2_CH2, EVENTOUT, USART1_RTS | ADC_IN1 |
| 12 | 8 | 8 | 8 | D4 | 8 | PA2 | I/O | TTa | - | TIM2_CH3, USART1_TX | ADC_IN2 |
| 13 | 9 | 9 | 9 | E5 | 9 | PA3 | I/O | TTa | - | TIM2_CH4, USART1_RX | ADC_IN3 |
| 14 | 10 | 10 | 10 | B3 | 10 | PA4 | I/O | TTa | - | SPI1_NSS, I2S1_WS, TIM14_CH1, USART1_CK | ADC_IN4 |
| 15 | 11 | 11 | 11 | C3 | 11 | PA5 | I/O | TTa | - | SPI1_SCK, I2S1_CK, TIM2_CH1_ETR | ADC_IN5 |
| 16 | 12 | 12 | 12 | D3 | 12 | PA6 | I/O | TTa | - | SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT | ADC_IN6 |

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = V_{DDA} = 3.3\text{ V}$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 10](#).

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 11](#).



6.3 Operating conditions

6.3.1 General operating conditions

Table 18. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------|---|--|----------|---------------------|------|
| f_{HCLK} | Internal AHB clock frequency | - | 0 | 48 | MHz |
| f_{PCLK} | Internal APB clock frequency | - | 0 | 48 | |
| V_{DD} | Standard operating voltage | - | 2.0 | 3.6 | V |
| V_{DDA} | Analog operating voltage (ADC not used) | Must have a potential equal to or higher than V_{DD} | V_{DD} | 3.6 | V |
| | Analog operating voltage (ADC used) | | 2.4 | 3.6 | |
| V_{BAT} | Backup operating voltage | - | 1.65 | 3.6 | V |
| V_{IN} | I/O input voltage | TC and RST I/O | -0.3 | $V_{DDIOx}+0.3$ | V |
| | | TTa I/O | -0.3 | $V_{DDA}+0.3^{(1)}$ | |
| | | FT and FTf I/O | -0.3 | 5.5 ⁽¹⁾ | |
| | | BOOT0 | 0 | 5.5 | |
| P_D | Power dissipation at $T_A = 85\text{ °C}$ for suffix 6 or $T_A = 105\text{ °C}$ for suffix 7 ⁽²⁾ | LQFP48 | - | 364 | mW |
| | | UFQFPN32 | - | 526 | |
| | | LQFP32 | - | 357 | |
| | | UFQFPN28 | - | 169 | |
| | | WLCSP25 | - | 267 | |
| | | TSSOP20 | - | 182 | |
| T_A | Ambient temperature for the suffix 6 version | Maximum power dissipation | -40 | 85 | °C |
| | | Low power dissipation ⁽³⁾ | -40 | 105 | |
| | Ambient temperature for the suffix 7 version | Maximum power dissipation | -40 | 105 | °C |
| | | Low power dissipation ⁽³⁾ | -40 | 125 | |
| T_J | Junction temperature range | Suffix 6 version | -40 | 105 | °C |
| | | Suffix 7 version | -40 | 125 | |

1. For operation with a voltage higher than $V_{DDIOx} + 0.3\text{ V}$, the internal pull-up resistor must be disabled.
2. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} . See [Section 7.7: Thermal characteristics](#).
3. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see [Section 7.7: Thermal characteristics](#)).

6.3.2 Operating conditions at power-up / power-down

The parameters given in [Table 19](#) are derived from tests performed under the ambient temperature condition summarized in [Table 18](#).

Table 19. Operating conditions at power-up / power-down

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------|--------------------------|------------|-----|----------|-----------------|
| t_{VDD} | V_{DD} rise time rate | - | 0 | ∞ | $\mu\text{s/V}$ |
| | V_{DD} fall time rate | | 20 | ∞ | |
| t_{VDDA} | V_{DDA} rise time rate | - | 0 | ∞ | |
| | V_{DDA} fall time rate | | 20 | ∞ | |

6.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 20](#) are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 18: General operating conditions](#).

Table 20. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|-------------------------------------|-----------------------------|---------------------|------|---------------------|------|
| $V_{POR/PDR}^{(1)}$ | Power on/power down reset threshold | Falling edge ⁽²⁾ | 1.80 | 1.88 | 1.96 ⁽³⁾ | V |
| | | Rising edge | 1.84 ⁽³⁾ | 1.92 | 2.00 | V |
| $V_{PDRhyst}$ | PDR hysteresis | - | - | 40 | - | mV |
| $t_{RSTTEMPO}^{(4)}$ | Reset temporization | - | 1.50 | 2.50 | 4.50 | ms |

1. The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .
2. The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.
3. Data based on characterization results, not tested in production.
4. Guaranteed by design, not tested in production.

Table 21. Programmable voltage detector characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------|-----------------|--------------|------|------|------|------|
| V_{PVD0} | PVD threshold 0 | Rising edge | 2.1 | 2.18 | 2.26 | V |
| | | Falling edge | 2 | 2.08 | 2.16 | V |
| V_{PVD1} | PVD threshold 1 | Rising edge | 2.19 | 2.28 | 2.37 | V |
| | | Falling edge | 2.09 | 2.18 | 2.27 | V |
| V_{PVD2} | PVD threshold 2 | Rising edge | 2.28 | 2.38 | 2.48 | V |
| | | Falling edge | 2.18 | 2.28 | 2.38 | V |
| V_{PVD3} | PVD threshold 3 | Rising edge | 2.38 | 2.48 | 2.58 | V |
| | | Falling edge | 2.28 | 2.38 | 2.48 | V |
| V_{PVD4} | PVD threshold 4 | Rising edge | 2.47 | 2.58 | 2.69 | V |
| | | Falling edge | 2.37 | 2.48 | 2.59 | V |
| V_{PVD5} | PVD threshold 5 | Rising edge | 2.57 | 2.68 | 2.79 | V |
| | | Falling edge | 2.47 | 2.58 | 2.69 | V |

trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see [Table 29: Peripheral current consumption](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_S$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in [Table 29](#). The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in [Table 15: Voltage characteristics](#)
- The power consumption of the digital part of the on-chip peripherals is given in [Table 29](#). The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 29. Peripheral current consumption

| Peripheral | | Typical consumption at 25 °C | Unit |
|------------|----------------------------|------------------------------|--------|
| AHB | BusMatrix ⁽¹⁾ | 3.8 | μA/MHz |
| | DMA1 | 6.3 | |
| | SRAM | 0.7 | |
| | Flash memory interface | 15.2 | |
| | CRC | 1.61 | |
| | GPIOA | 9.4 | |
| | GPIOB | 11.6 | |
| | GPIOC | 1.9 | |
| | GPIOF | 0.8 | |
| | All AHB peripherals | 47.5 | |

Low-speed internal (LSI) RC oscillator

Table 37. LSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------------------|----------------------------------|-----|------|-----|---------|
| f_{LSI} | Frequency | 30 | 40 | 50 | kHz |
| $t_{su(LSI)}^{(2)}$ | LSI oscillator startup time | - | - | 85 | μ s |
| $I_{DDA(LSI)}^{(2)}$ | LSI oscillator power consumption | - | 0.75 | 1.2 | μ A |

1. $V_{DDA} = 3.3$ V, $T_A = -40$ to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

6.3.9 PLL characteristics

The parameters given in [Table 38](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 18: General operating conditions](#).

Table 38. PLL characteristics

| Symbol | Parameter | Value | | | Unit |
|-----------------------|--------------------------------|-------------------|-----|--------------------|---------|
| | | Min | Typ | Max | |
| f_{PLL_IN} | PLL input clock ⁽¹⁾ | 1 ⁽²⁾ | 8.0 | 24 ⁽²⁾ | MHz |
| | PLL input clock duty cycle | 40 ⁽²⁾ | - | 60 ⁽²⁾ | % |
| f_{PLL_OUT} | PLL multiplier output clock | 16 ⁽²⁾ | - | 48 | MHz |
| t_{LOCK} | PLL lock time | - | - | 200 ⁽²⁾ | μ s |
| Jitter _{PLL} | Cycle-to-cycle jitter | - | - | 300 ⁽²⁾ | ps |

1. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL_OUT} .

2. Guaranteed by design, not tested in production.

6.3.10 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Table 39. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max ⁽¹⁾ | Unit |
|-------------|-------------------------|--------------------------|-----|------|--------------------|---------|
| t_{prog} | 16-bit programming time | $T_A = -40$ to $+105$ °C | 40 | 53.5 | 60 | μ s |
| t_{ERASE} | Page (1 KB) erase time | $T_A = -40$ to $+105$ °C | 20 | - | 40 | ms |
| t_{ME} | Mass erase time | $T_A = -40$ to $+105$ °C | 20 | - | 40 | ms |
| I_{DD} | Supply current | Write mode | - | - | 10 | mA |
| | | Erase mode | - | - | 12 | mA |

1. Guaranteed by design, not tested in production.

Figure 20. TC and TTa I/O input characteristics




Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics




Table 50. ADC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------------|---|---|--|-----|---|-------------------------|
| $W_{\text{LATENCY}}^{(2)(4)}$ | ADC_DR register ready latency | ADC clock = HSI14 | 1.5 ADC cycles + 2 f_{PCLK} cycles | - | 1.5 ADC cycles + 3 f_{PCLK} cycles | - |
| | | ADC clock = PCLK/2 | - | 4.5 | - | f_{PCLK} cycle |
| | | ADC clock = PCLK/4 | - | 8.5 | - | f_{PCLK} cycle |
| $t_{\text{latr}}^{(2)}$ | Trigger conversion latency | $f_{\text{ADC}} = f_{\text{PCLK}}/2 = 14 \text{ MHz}$ | 0.196 | | | μs |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/2$ | 5.5 | | | $1/f_{\text{PCLK}}$ |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/4 = 12 \text{ MHz}$ | 0.219 | | | μs |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/4$ | 10.5 | | | $1/f_{\text{PCLK}}$ |
| | | $f_{\text{ADC}} = f_{\text{HSI14}} = 14 \text{ MHz}$ | 0.179 | - | 0.250 | μs |
| $\text{Jitter}_{\text{ADC}}$ | ADC jitter on trigger conversion | $f_{\text{ADC}} = f_{\text{HSI14}}$ | - | 1 | - | $1/f_{\text{HSI14}}$ |
| $t_{\text{S}}^{(2)}$ | Sampling time | $f_{\text{ADC}} = 14 \text{ MHz}$ | 0.107 | - | 17.1 | μs |
| | | - | 1.5 | - | 239.5 | $1/f_{\text{ADC}}$ |
| $t_{\text{STAB}}^{(2)}$ | Stabilization time | - | 14 | | | $1/f_{\text{ADC}}$ |
| $t_{\text{CONV}}^{(2)}$ | Total conversion time (including sampling time) | $f_{\text{ADC}} = 14 \text{ MHz}$, 12-bit resolution | 1 | - | 18 | μs |
| | | 12-bit resolution | 14 to 252 (t_{S} for sampling + 12.5 for successive approximation) | | | $1/f_{\text{ADC}}$ |

1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I_{DDA} and 60 μA on I_{DD} should be taken into account.
2. Guaranteed by design, not tested in production.
3. Specified value includes only ADC timing. It does not include the latency of the register access.
4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Equation 1: R_{AIN} max formula

$$R_{\text{AIN}} < \frac{T_{\text{S}}}{f_{\text{ADC}} \times C_{\text{ADC}} \times \ln(2^{N+2})} - R_{\text{ADC}}$$

The formula above ([Equation 1](#)) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here $N = 12$ (from 12-bit resolution).


Table 51. R_{AIN} max for $f_{\text{ADC}} = 14 \text{ MHz}$

| T_{S} (cycles) | t_{S} (μs) | R_{AIN} max (k Ω) ⁽¹⁾ |
|-------------------------|----------------------------------|---|
| 1.5 | 0.11 | 0.4 |
| 7.5 | 0.54 | 5.9 |
| 13.5 | 0.96 | 11.4 |

7.2 LQFP32 package information


LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.

Figure 34. LQFP32 package outline



1. Drawing is not to scale.

Figure 37. UFQFPN32 package outline




1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. This pad is used for the device ground and must be connected. It is referred to as pin 0 in *Table: Pin definitions*.

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 45. WLCSP25 package marking example



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved