Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5483czp166 |
|----------------------------|---|
| Supplier Device Package | 388-PBGA (27x27) |
| Package / Case | 388-BBGA |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Oscillator Type | External |
| Data Converters | - |
| Voltage - Supply (Vcc/Vdd) | 1.43V ~ 1.58V |
| RAM Size | 32K x 8 |
| EEPROM Size | - |
| Program Memory Type | ROMIess |
| Program Memory Size | - |
| Number of I/O | 99 |
| Peripherals | DMA, PWM, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, SPI, UART/USART, USB |
| Speed | 166MHz |
| Core Size | 32-Bit Single-Core |
| Core Processor | Coldfire V4E |
| Product Status | Obsolete |
| Details | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Hardware Design Considerations

Table 4. DC Electrical Specifications (continued)

| Characteristic | Symbol | Min | Max | Units |
|---|------------------------|------------------------|--------------------------|-------|
| USB PLL operation voltage range | USB_PLLV _{DD} | 1.43 | 1.58 | V |
| Input high voltage SSTL 3.3V/2.5V ² | V _{IH} | V _{REF} + 0.3 | SD V _{DD} + 0.3 | V |
| Input low voltage SSTL 3.3V/2.5V ² | V _{IL} | V _{SS} - 0.3 | V _{REF} - 0.3 | V |
| Input high voltage 3.3V I/O pins | V _{IH} | 0.7 x EV _{DD} | EV _{DD} + 0.3 | V |
| Input low voltage 3.3V I/O pins | V _{IL} | V _{SS} - 0.3 | 0.35 x EV _{DD} | V |
| Output high voltage I _{OH} = 8 mA, 16 mA,24 mA | V _{OH} | 2.4 | _ | V |
| Output low voltage I _{OL} = 8 mA, 16 mA,24 mA ⁵ | V _{OL} | _ | 0.5 | V |
| Capacitance ³ , V _{in} = 0 V, f = 1 MHz | C _{IN} | _ | TBD | pF |
| Input leakage current | I _{in} | -1.0 | 1.0 | μА |

 IV_{DD} and PLL V_{DD} should be at the same voltage. PLL V_{DD} should have a filtered input. Please see Figure 2 for an example circuit. There are three PLL V_{DD} inputs. A filter circuit should used on each PLL V_{DD} input.

Hardware Design Considerations 4

4.1 **PLL Power Filtering**

To further enhance noise isolation, an external filter is strongly recommended for PLL analog V_{DD} pins. The filter shown in Figure 2 should be connected between the board V_{DD} and the PLL V_{DD} pins. The resistor and capacitors should be placed as close to the dedicated PLL V_{DD} pin as possible.




Figure 2. System PLL V_{DD} Power Filter


Supply Voltage Sequencing and Separation Cautions 4.2

Figure 3 shows situations in sequencing the I/O V_{DD} (EV_{DD}), SDRAM V_{DD} (SD V_{DD}), PLL V_{DD} (PLL V_{DD}), and Core V_{DD} $(IV_{DD}).$

 $^{^{2}\,}$ This specification is guaranteed by design and is not 100% tested.

Capacitance C_{IN} is periodically sampled rather than 100% tested.





- IVDD should not exceed EVDD or SD VDD by more than 0.4V at any time, including power-up.
- 2. Recommended that IVDD/PLL VDD should track EVDD/SD VDD up to 0.9V, then separate for completion of ramps.
- 3. Input voltage must not be greater than the supply voltage (EVDD, SD VDD, IVDD, or PLL VDD) by more than 0.5V at any time, including during power-up.
- 4. Use 1 microsecond or slower rise time for all supplies.

Figure 3. Supply Voltage Sequencing and Separation Cautions

The relationship between SD V_{DD} and EV_{DD} is non-critical during power-up and power-down sequences. SD V_{DD} (2.5V or 3.3V) and EV_{DD} are specified relative to IV_{DD} .

4.2.1 Power Up Sequence

If $EV_{DD}/SD\ V_{DD}$ are powered up with the IV_{DD} at 0V, the sense circuits in the I/O pads cause all pad output drivers connected to the $EV_{DD}/SD\ V_{DD}$ to be in a high impedance state. There is no limit to how long after $EV_{DD}/SD\ V_{DD}$ powers up before IV_{DD} must power up. IV_{DD} should not lead the EV_{DD} , $SD\ V_{DD}$, or $PLL\ V_{DD}$ by more than 0.4V during power ramp up or there is high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 microsecond to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1 microsecond or slower rise time for all supplies.
- IV_{DD}/PLL V_{DD} and EV_{DD}/SD V_{DD} should track up to 0.9V, then separate for the completion of ramps with EV_{DD}/SD V_{DD} going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

4.2.2 Power Down Sequence

If IV_{DD} PLL V_{DD} are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after IV_{DD} and PLL V_{DD} power down before EV_{DD} or SD V_{DD} must power down. IV_{DD} should not lag EV_{DD} , SD V_{DD} , or PLL V_{DD} going low by more than 0.4V during power down or there is undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

- 1. Drop IV_{DD}/PLL V_{DD} to 0V
- 2. Drop EV_{DD}/SD V_{DD} supplies



4.4 USB Power Filtering

To minimize noise, an external filter is required for each of the USB power pins. The filter shown in Figure 6 should be connected between the board EV_{DD} or IV_{DD} and each of the USB V_{DD} pins.

- The resistor and capacitors should be placed as close to the dedicated USB V_{DD} pin as possible.
- A separate filter circuit should be included for each USB V_{DD} pin, a total of five circuits.
- All traces should be as low impedance as possible, especially ground pins to the ground plane.
- The filter for USB_PHYVDD to VSS should be connected to the power and ground planes, respectively, not fingers of the planes.
- In addition to keeping the filter components for the USB_PLLVDD as close as practical to the body of the processor as previously mentioned, special care should be taken to avoid coupling switching power supply noise or digital switching noise onto the portion of that supply between the filter and the processor.
- The capacitors for C2 in the table below should be rated X5R or better due to temperature performance.




Figure 6. USB V_{DD} Power Filter

NOTE

In addition to the above filter circuitry, a 0.01 F capacitor is also recommended in parallel with those shown.

Table 5 lists the resistor values and supply voltages to be used in the circuit for each of the USB V_{DD} pins.

Table 5. USB Filter Circuit Values

| USB V _{DD} Pin | Nominal Voltage | R1 (Ω) | C1 (μF) | C2 (μF) |
|---|-----------------|----------------|---------|---------|
| USBVDD (Bias generator supply) | 3.3V | 10 | 10 | 0.1 |
| USB_PHYVDD (Main transceiver supply) | 3.3V | 0 | 10 | 0.1 |
| USB_PLLVDD (PLL supply) | 1.5V | 10 | 1 | 0.1 |
| USB_OSCVDD (Oscillator supply) | 3.3V | 0 | 10 | 0.1 |
| USB_OSCAVDD (Oscillator analog supply) | 1.5V | 0 | 10 | 0.1 |



Output Driver Capability and Loading

4.4.1 Bias Resistor

The USBRBIAS resistor should be placed as close to the dedicated USB 2.0 pins as possible. The tolerance should be $\pm 1\%$.




Figure 7. USBRBIAS Connection

5 Output Driver Capability and Loading

Table 6 lists values for drive capability and output loading.

Table 6. I/O Driver Capability¹

| Signal | Drive Capability | Output Load (C _L) |
|--|---------------------|----------------------------------|
| SDRAMC (SDADDR[12:0], SDDATA[31:0], RAS, CAS, SDDM[3:0], SDWE, SDBA[1:0] | 24 mA | 15 pF |
| SDRAMC DQS and clocks (SDDQS[3:0], SDRDQS, SDCLK[1:0], | 24 mA | 15 pF |
| SDRAMC chip selects (SDCS[3:0]) | 24 mA | 15 pF |
| FlexBus (AD[31:0], FBCS[5:0], ALE, R/W, BE/BWE[3:0], OE) | 16 mA | 30 pF |
| FEC (EnMDIO, EnMDC, EnTXEN, EnTXD[3:0], EnTXER | 8 mA | 15 pF |
| Timer (TOUT[3:0]) | 8 mA | 50 pF |
| FlexCAN (CANTX) | 8 mA | 30 pF |
| DACK[1:0] | 8 mA | 30 pF |
| PSC (PSCnTXD[3:0], PSCnRTS/PSCnFSYNC, | 8 mA | 30 pF |
| DSPI (DSPISOUT, DSPICS0/SS, DSPICS[2:3], DSPICS5/PCSS) | 24 mA | 50 pF |
| PCI (PCIAD[31:0], PCIBG[4:1], PCIBG0/PCIREQOUT, PCIDEVSEL, PCICXBE[3:0], PCIFRM, PCIPERR, PCIRESET, PCISERR, PCISTOP, PCIPAR, PCITRDY, PCIIRDY | 16 mA | 50 pF |
| I2C (SCL, SDA) | 8 mA | 50 pF |
| BDM (PSTCLK, PSTDDATA[7:0], DSO/TDO, | 8 mA | 25 pF |
| RSTO | 8 mA | 50 pF |

The device's pads have balanced sink and source current. The drive capability is the same as the sink capability.



6 PLL Timing Specifications

The specifications in Table 7 are for the CLKIN pin.

Table 7. Clock Timing Specifications

| Num | Characteristic | Min | Max | Units |
|-----|--------------------------------------|-----|-----|-------|
| C1 | Cycle time | 20 | 40 | ns |
| C2 | Rise time (20% of Vdd to 80% of vdd) | _ | 2 | ns |
| C3 | Fall time (80% of Vdd to 20% of Vdd) | _ | 2 | ns |
| C4 | Duty cycle (at 50% of Vdd) | 40 | 60 | % |




Figure 8. Input Clock Timing Diagram

Table 8 shows the supported PLL encodings.

Table 8. MCF548x Divide Ratio Encodings

| AD[12:8] ¹ | Clock Ratio | CLKIN—PCI and FlexBus Frequency Range (MHz) | Internal XLB, SDRAM Bus, and PSTCLK Frequency Range (MHz) | Core Frequency Range (MHz) |
|-----------------------|----------------|--|---|-------------------------------|
| 00011 | 1:2 | 41.67–50.0 | 83.33–100 | 166.66–200 |
| 00101 | 1:2 | 25.0–41.67 | 50.0-83.33 ² | 100.0–166.66 |
| 01111 | 1:4 | 25.0 | 100 | 200 |

¹ All other values of AD[12:8] are reserved.

Figure 9 correlates CLKIN, internal bus, and core clock frequencies for the 1x–4x multipliers.




Figure 9. CLKIN, Internal Bus, and Core Clock Ratios

MCF548x ColdFire[®] Microprocessor, Rev. 4

DDR memories typically have a minimum speed of 83 MHz. Some vendors specifiy down to 75 MHz. Check with the memory component specifications to verify.



Reset Timing Specifications

7 Reset Timing Specifications


Table 9 lists specifications for the reset timing parameters shown in Figure 10

Table 9. Reset Timing Specifications

| Num | Characteristic | 50 MHz CLKIN | | Units |
|-----------------|-------------------------|--------------|-----|--------------|
| Num | Onaracteristic | Min | Max | Omits |
| R1 ¹ | Valid to CLKIN (setup) | 8 | _ | ns |
| R2 | CLKIN to invalid (hold) | 1.0 | _ | ns |
| R3 | RSTI to invalid (hold) | 1.0 | _ | ns |
| | RSTI pulse duration | 5 | _ | CLKIN cycles |

RSTI and FlexBus data lines are synchronized internally. Setup and hold times must be met only if recognition on a particular clock is required.

Figure 10 shows reset timing for the values in Table 9.



Mode selects are registered on the rising clock edge before the cycle in which RSTI is recognized as being negated.

Figure 10. Reset Timing

8 FlexBus

A multi-function external bus interface called FlexBus is provided on the MCF5482 with basic functionality to interface to slave-only devices up to a maximum bus frequency of 66 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices, a simple chip-select based interface can be used. The FlexBus interface has six general purpose chip-selects (FBCS[5:0]). Chip-select FBCS0 can be dedicated to boot ROM access and can be programmed to be byte (8 bits), word (16 bits), or longword (32 bits) wide. Control signal timing is compatible with common ROM / flash memories.



8.1 FlexBus AC Timing Characteristics

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the system clock.

Table 10. FlexBus AC Timing Specifications

| Num | Characteristic | Min | Max | Unit | Notes |
|-----|---|-----|-----|------|-------|
| | Frequency of Operation | 25 | 50 | Mhz | 1 |
| FB1 | Clock Period (CLKIN) | 20 | 40 | ns | 2 |
| FB2 | Address, Data, and Control Output Valid (AD[31:0], FBCS[5:0], R/W, ALE, TSIZ[1:0], BE/BWE[3:0], OE, and TBST) | _ | 7.0 | ns | 3 |
| FB3 | Address, Data, and Control Output Hold ((AD[31:0], FBCS[5:0], R/W, ALE, TSIZ[1:0], BE/BWE[3:0], OE, and TBST) | 1 | _ | ns | 3, 4 |
| FB4 | Data Input Setup | 3.5 | _ | ns | |
| FB5 | Data Input Hold | 0 | _ | ns | |
| FB6 | Transfer Acknowledge (TA) Input Setup | 4 | _ | ns | |
| FB7 | Transfer Acknowledge (TA) Input Hold | 0 | _ | ns | |
| FB8 | Address Output Valid (PCIAD[31:0]) | _ | 7.0 | ns | 5 |
| FB9 | Address Output Hold (PCIAD[31:0]) | 0 | _ | ns | 5 |

The frequency of operation is the same as the PCI frequency of operation. The MCF548X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI.

² Max cycle rate is determined by CLKIN and how the user has the system PLL configured.

³ Timing for chip selects only applies to the FBCS[5:0] signals. Please see Section 9.2, "DDR SDRAM AC Timing Characteristics" for SDCS[3:0] timing.

⁴ The FlexBus supports programming an extension of the address hold. Please consult the MCF548X specification manual for more information.

These specs are used when the PCIAD[31:0] signals are configured as 32-bit, non-muxed FlexBus address signals.



FlexBus




Figure 11. FlexBus Read Timing






Figure 12. FlexBus Write Timing

9 SDRAM Bus

The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time. The SDRAM controller uses SSTL2 and SSTL3 I/O drivers. Both SSTL drive modes are programmable for Class I or Class II drive strength.

9.1 SDR SDRAM AC Timing Characteristics

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the memory bus clock, when operating in SDR mode on write cycles and relative to SDR_DQS on read cycles. The MCF548x SDRAM controller is a DDR controller that has an SDR mode. Because it is designed to support DDR, a DQS pulse must be supplied to the MCF548x for each data beat of an SDR read. The MCF548x accomplishes this by asserting a signal called SDR_DQS during read cycles. Care must be taken during board design to adhere to the following guidelines and specs with regard to the SDR_DQS signal and its usage.



SDRAM Bus

Table 11. SDR Timing Specifications

| Symbol | Characteristic | Min | Max | Unit | Notes |
|--------|---|----------------|--------------------------|----------|-------|
| | Frequency of Operation | 0 | 133 | Mhz | 1 |
| SD1 | Clock Period (t _{CK}) | 7.52 | 12 | ns | 2 |
| SD2 | Clock Skew (t _{SK}) | | TBD | | |
| SD3 | Pulse Width High (t _{CKH}) | 0.45 | 0.55 | SDCLK | 3 |
| SD4 | Pulse Width Low (t _{CKL}) | 0.45 | 0.55 | SDCLK | 4 |
| SD5 | Address, CKE, CAS, RAS, WE, BA, CS - Output Valid (t _{CMV}) | | 0.5 × SDCLK + 1.0ns | ns | |
| SD6 | Address, CKE, CAS, RAS, WE, BA, CS - Output Hold (t _{CMH}) | 2.0 | | ns | |
| SD7 | SDRDQS Output Valid (t _{DQSOV}) | | Self timed | ns | 5 |
| SD8 | SDDQS[3:0] input setup relative to SDCLK (t _{DQSIS}) | 0.25 × SDCLK | 0.40 × SDCLK | ns | 6 |
| SD9 | SDDQS[3:0] input hold relative to SDCLK (t _{DQSIH}) | Does not apply | . 0.5 SDCLK fixe | d width. | 7 |
| SD10 | Data Input Setup relative to SDCLK (reference only) (t _{DIS}) | 0.25 × SDCLK | | ns | 8 |
| SD11 | Data Input Hold relative to SDCLK (reference only) (t _{DIH}) | 1.0 | | ns | |
| SD12 | Data and Data Mask Output Valid (t _{DV}) | | 0.75 × SDCLK +0.500ns | ns | |
| SD13 | Data and Data Mask Output Hold (t _{DH}) | 1.5 | | ns | |

The frequency of operation is 2x or 4x the CLKIN frequency of operation. The MCF548X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI, but SDRAM clock operates at the same frequency as the internal bus clock. Please see the PLL chapter of the *MCF548X Reference Manual* for more information on setting the SDRAM clock rate.

² SDCLK is one SDRAM clock in (ns).

³ Pulse width high plus pulse width low cannot exceed min and max clock period.

⁴ Pulse width high plus pulse width low cannot exceed min and max clock period.

⁵ SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.

⁶ SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.

The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does not affect the memory controller.

Because a read cycle in SDR mode uses the DQS circuit within the MCF548X, it is most critical that the data valid window be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup spec is provided as guidance.



Table 13. DDR Timing Specifications (continued)

| Symbol | Characteristic | Min | Max | Unit | Notes |
|--------|---|------|-----|-------|-------|
| DD13 | DQS input read preamble width (t _{RPRE}) | 0.9 | 1.1 | SDCLK | |
| DD14 | DQS input read postamble width (t _{RPST}) | 0.4 | 0.6 | SDCLK | |
| DD15 | DQS output write preamble width (t _{WPRE}) | 0.25 | _ | SDCLK | |
| DD16 | DQS output write postamble width (t _{WPST}) | 0.4 | 0.6 | SDCLK | |

- 1 DDR memories typically have a minimum speed specification of 83 MHz. Check memory component specifications to verify.
- The frequency of operation is 2x or 4x the CLKIN frequency of operation. The MCF548X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI, but SDRAM clock operates at the same frequency as the internal bus clock. Please see the reset configuration signals description in the "Signal Descriptions" chapter within the MCF548x Reference Manual.
- ³ SDCLK is one memory clock in (ns).
- ⁴ Pulse width high plus pulse width low cannot exceed max clock period.
- ⁵ Pulse width high plus pulse width low cannot exceed max clock period.
- ⁶ Command output valid should be 1/2 the memory bus clock (SDCLK) plus some minor adjustments for process, temperature, and voltage variations.
- ⁷ This specification relates to the required input setup time of today's DDR memories. SDDATA[31:24] is relative to SDDQS3, SDDATA[23:16] is relative to SDDQS2, SDDATA[15:8] is relative to SDDQS1, and SDDATA[7:0] is relative SDDQS0.
- ⁸ The first data beat is valid before the first rising edge of SDDQS and after the SDDQS write preamble. The remaining data beats is valid for each subsequent SDDQS edge.
- This specification relates to the required hold time of today's DDR memories. SDDATA[31:24] is relative to SDDQS3, SDDATA[23:16] is relative to SDDQS2, SDDATA[15:8] is relative to SDDQS1, and SDDATA[7:0] is relative SDDQS0.
- ¹⁰ Data input skew is derived from each SDDQS clock edge. It begins with a SDDQS transition and ends when the last data line becomes valid. This input skew must include DDR memory output skew and system level board skew (due to routing or other factors).
- ¹¹ Data input hold is derived from each SDDQS clock edge. It begins with a SDDQS transition and ends when the first data line becomes invalid.






Figure 17. DDR Read Timing

10 PCI Bus

The PCI bus on the MCF548x is PCI 2.2 compliant. The following timing numbers are mostly from the PCI 2.2 spec. Please refer to the PCI 2.2 spec for a more detailed timing analysis.

| Num | Characteristic | Min | Max | Unit | Notes |
|-----|---|-----|------|------|-------|
| | Frequency of Operation | 25 | 50 | MHz | 1 |
| P1 | Clock Period (t _{CK}) | 20 | 40 | ns | 2 |
| P2 | Address, Data, and Command (33< PCI \leq 50 Mhz)—Input Setup (t_{IS}) | 3.0 | _ | ns | |
| P3 | Address, Data, and Command (0 < PCI \leq 33 Mhz)—Input Setup (t_{IS}) | 7.0 | _ | ns | |
| P4 | Address, Data, and Command (33–50 Mhz)—Output Valid (t _{DV}) | | 6.0 | ns | 3 |
| P5 | Address, Data, and Command (0–33 Mhz) - Output Valid (t _{DV}) | _ | 11.0 | ns | |
| P6 | PCI signals (0–50 Mhz) - Output Hold (t _{DH}) | 0 | _ | ns | 4 |

Table 14. PCI Timing Specifications

MCF548x ColdFire® Microprocessor, Rev. 4




Fast Ethernet AC Timing Specifications

Table 14. PCI Timing Specifications (continued)

| Num | Characteristic | | Max | Unit | Notes |
|-----|--|--|-----|------|-------|
| P7 | PCI signals (0–50 Mhz) - Input Hold (t _{IH}) | | _ | ns | 5 |
| P8 | PCI REQ/GNT (33 < PCI \leq 50Mhz) - Output valid (t_{DV}) | | 6 | ns | 6 |
| P9 | PCI REQ/GNT (0 < PCI \leq 33Mhz) - Output valid (t _{DV}) | | 12 | ns | |
| P10 | PCI REQ/GNT (33 < PCI \leq 50Mhz) - Input Setup (t_{IS}) | | 5 | ns | |
| P11 | PCI REQ (0 < PCI \leq 33Mhz) - Input Setup (t_{IS}) | | _ | ns | |
| P12 | PCI GNT (0 < PCI \leq 33Mhz) - Input Setup (t_{IS}) | | _ | ns | |

Please see the reset configuration signals description in the "Signal Descriptions" chapter within the MCF548x Reference Manual. Also specific guidelines may need to be followed when operating the system PLL below certain frequencies.

⁶ These signals are defined at PTP (Point-to-point) in the PCI 2.2 spec.



11 Fast Ethernet AC Timing Specifications

11.1 MII/7-WIRE Interface Timing Specs

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the EMAC_10_100 I/O signals.

The following timing specs meet the requirements for MII and 7-Wire style interfaces for a range of transceiver devices. If this interface is to be used with a specific transceiver device the timing specs may be altered to match that specific transceiver.

 $^{^{2}\,}$ Max cycle rate is determined by CLKIN and how the user has the system PLL configured.

³ All signals defined as PCI bused signals. Does not include PTP (point-to-point) signals.

⁴ PCI 2.2 spec does not require an output hold time. Although the MCF548X may provide a slight amount of hold, it is not required or guaranteed.

⁵ PCI 2.2 spec requires zero input hold.



12 General Timing Specifications

Table 19 lists timing specifications for the GPIO, PSC, FlexCAN, DREQ, DACK, and external interrupts.

Table 19. General AC Timing Specifications

| Name | Characteristic | Min | Max | Unit |
|------|--|-----|-----|--------|
| G1 | CLKIN high to signal output valid | _ | 2 | PSTCLK |
| G2 | CLKIN high to signal invalid (output hold) | 0 | _ | ns |
| G3 | Signal input pulse width | 2 | _ | PSTCLK |

13 I²C Input/Output Timing Specifications

Table 20 lists specifications for the I²C input timing parameters shown in Figure 23.

Table 20. I²C Input Timing Specifications between SCL and SDA

| Num | Characteristic | | Max | Units |
|-----|--|---|-----|------------|
| l1 | Start condition hold time | 2 | _ | Bus clocks |
| 12 | Clock low period | 8 | _ | Bus clocks |
| 13 | SCL/SDA rise time (V _{IL} = 0.5 V to V _{IH} = 2.4 V) | _ | 1 | mS |
| 14 | Data hold time | 0 | _ | ns |
| 15 | SCL/SDA fall time (V _{IH} = 2.4 V to V _{IL} = 0.5 V) | _ | 1 | mS |
| 16 | Clock high time | 4 | _ | Bus clocks |
| 17 | Data setup time | 0 | _ | ns |
| 18 | Start condition setup time (for repeated start condition only) | 2 | _ | Bus clocks |
| 19 | Stop condition setup time | 2 | _ | Bus clocks |

Table 21 lists specifications for the I²C output timing parameters shown in Figure 23.

Table 21. I²C Output Timing Specifications between SCL and SDA

| Num | Characteristic | Min | Max | Units |
|-----------------|--|-----|-----|------------|
| 11 ¹ | Start condition hold time | 6 | _ | Bus clocks |
| I2 ¹ | Clock low period | 10 | _ | Bus clocks |
| I3 ² | SCL/SDA rise time (V _{IL} = 0.5 V to V _{IH} = 2.4 V) | _ | _ | μS |
| I4 ¹ | Data hold time | 7 | _ | Bus clocks |
| I5 ³ | SCL/SDA fall time (V _{IH} = 2.4 V to V _{IL} = 0.5 V) | _ | 3 | ns |
| I6 ¹ | Clock high time | 10 | _ | Bus clocks |
| I7 ¹ | Data setup time | 2 | _ | Bus clocks |
| I8 ¹ | Start condition setup time (for repeated start condition only) | 20 | _ | Bus clocks |
| I9 ¹ | Stop condition setup time | 10 | _ | Bus clocks |



15 DSPI Electrical Specifications

Table 24 lists DSPI timings.

Table 24. DSPI Modules AC Timing Specifications

| Name | Characteristic | | Max | Unit |
|------|---|---------|-----------|------|
| DS1 | DSPI_CS[3:0] to DSPI_CLK | 1 × tck | 510 × tck | ns |
| DS2 | DSPI_CLK high to DSPI_DOUT valid. | _ | 12 | ns |
| DS3 | DSPI_CLK high to DSPI_DOUT invalid. (Output hold) | 2 | _ | ns |
| DS4 | DSPI_DIN to DSPI_CLK (Input setup) | 10 | _ | ns |
| DS5 | DSPI_DIN to DSPI_CLK (Input hold) | 10 | _ | ns |

The values in Table 24 correspond to Figure 30.




Figure 30. DSPI Timing

16 Timer Module AC Timing Specifications


Table 25 lists timer module AC timings.

Table 25. Timer Module AC Timing Specifications

| Name | Characteristic | 0–50 | Unit | |
|---------|---------------------------------------|------|------|--------|
| Ivaille | | Min | Max | O.I.I. |
| T1 | TIN0 / TIN1 / TIN2 / TIN3 cycle time | 3 | _ | PSTCLK |
| T2 | TIN0 / TIN1 / TIN2 / TIN3 pulse width | | _ | PSTCLK |



17 Case Drawing



| © FREESCALE SEMICONDUCTOR, BOTTOM VNECHANICA | | | L OUTLINE | PRINT VERSION NO | SIDE VIEW T TO SCALE |
|---|--|--------------|------------------|------------------|-------------------------|
| TITLE: 388 I/O, PBGA 27 X 27 PKG, 1 MM PITCH (OMPAC) | | DOCUMENT NO |): 98ARS23880W | REV: C | |
| | | CASE NUMBER | 2: 1164–02 | 25 JAN 2007 | |
| | | STANDARD: JE | DEC MS-034 AAL-1 | | |



NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

5. PACKAGE CODES:

5254 – 2 LAYER SUBSTRATE PACKAGE 5367 – 4 LAYER SUBSTRATE PACKAGE

| © FRE | ESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | L OUTLINE | PRINT VERSION NO | T TO SCALE |
|------------------------------------|--|--------------|------------------|------------------|-------------|
| TITLE: | 388 I/O, PBGA | | DOCUMENT NO |): 98ARS23880W | REV: C |
| 27 X 27 PKG, 1 MM PITCH (OMPAC) | | | CASE NUMBER | R: 1164–02 | 25 JAN 2007 |
| | | STANDARD: JE | DEC MS-034 AAL-1 | | |

Figure 31. 388-pin BGA Case Outline

MCF548x ColdFire® Microprocessor, Rev. 4



THIS PAGE INTENTIONALLY BLANK



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road

Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French)

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

www.freescale.com/support

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF5485EC

Rev. 4 12/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007. All rights reserved.

