NXP USA Inc. - FS32K142MRT0CLHR Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142mrt0clhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Block diagram

Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See Feature comparison for chip specific values.



Figure 1. High-level architecture diagram for the S32K14x family

Feature comparison





2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

NOTE

Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal*

Feature comparison

Description Input Multiplexing sheet(s) attached with Reference Manual.

		S32I	K11x		S32I	K14x		
	Parameter	K116	K118	K142	K144	K146	K148	
	Core	Arn	n [®] Cortex™-M0+		Arr	n [®] Cortex [™] -M4F		
	Frequency	48 1	ИНz	80 MH	z (RUN mode) or 1	12 MHz (HSRUN	mode)1	
	IEEE-754 FPU	()	•				
	Cryptographic Services Engine (CSEc) ¹	•	•	•				
	CRC module	1	x	1x				
	ISO 26262	capable up	to ASIL-B	capable up to ASIL-B				
	Peripheral speed	up to 4	8 MHz		up to 112 MI	Hz (HSRUN)		
	Crossbar	•	•			•		
E	DMA		•			•		
yste	External Watchdog Monitor (EWM)		D .			•		
Ś	Memory Protection Unit (MPU)		•			•		
	FIRC CMU		•			0		
	Watchdog	1	x		1	x		
	Low power modes	•				•		
	HSRUN mode1	(>			•		
	Number of I/Os	up to 43	up to 58	up t	o 89	up to 128	up to 156	
	Single supply voltage	2.7 -	5.5 V		2.7 -	5.5 V		
	Ambient Operation Temperature (Ta)	-40°C to +105	₀C / +125∘C		-40°C to +105	5∘C / +125∘C		
	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB ²	
	Error Correcting Code (ECC)		•			•		
_	System RAM (including FlexRAM and MTB)	17 KB	25 KB	32 KB	64 KB	128 KB	256 KB	
Lou	FlexRAM (also available as system RAM)	21	KB		4	KB		
Men	Cache	()		4	KB		
	EEPROM emulated by FlexRAM ¹	2 KB (up to 3	2 KB D-Flash)	4 KE	3 (up to 64 KB D-F	lash)	See footnote 3	
	External memory interface		>		QuadSPI incl. HyperBus™			
	Low Power Interrupt Timer (LPIT)	1	x	1x				
л.	FlexTimer (16-bit counter) 8 channels	2x	(16)	4x	8x (64)			
Ē	Low Power Timer (LPTMR)	1	x		1	x		
	Real Time Counter (RTC)	1	x	1x				
	Programmable Delay Block (PDB)	1	x		2	x		
og	Trigger mux (TRGMUX)	1x (43)	1x (45)	1x	(64)	1x (73)	1x (81)	
Anal	12-bit SAR ADC (1 Msps each)	1x (13)	1x (16)	2x	(16)	2x (24)	2x (32)	
<u> </u>	Comparator with 8-bit DAC	1	x		1	x		
	10/100 Mbps IEEE-1588 Ethernet MAC	()		0		1x	
Б	Serial Audio Interface (AC97, TDM, I2S)	(0		2x	
nicati	Low Power UART/LIN (LPUART) (Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602)	2	x	2x		Зх		
Ē	Low Power SPI (LPSPI)	1x	2x	2x		Зx		
mo C	Low Power I2C (LPI2C)	1	x		1x		2x	
Ŭ	FlexCAN (CAN-FD ISO/CD 11898-1)	1 (1x wi	x th FD)	2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)	
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1	x		1x			
DEs	Debug & trace	SWD, MTB (I KB), JTAG ⁴	SWD, JTAG (ITM, SWV, SWO) SWD, JTAG (ITM, SWV, SWO), ETM				
=	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Si IAR, GHS, Arm®, L	udio (GCC) + SDK, auterbach, iSystems	N IA	IXP S32 Design Si AR, GHS, Arm®, Li	tudio (GCC) + SDł auterbach, iSysten	۲, ns	
Other	Packages ⁵	32-pin QFN 48-pin LQFP	48-pin LQFP 64-pin LQFP	64-pin LQFP 100-pin LQFP	64-pin LQFP 100-pin LQFP 100-pin MAPBGA	64-pin LQFP 100-pin MAPBGA 100-pin LQFP 144-pin LQFP	100-pin MAPBGA 144-pin LQFP 176-pin LQFP	

LEGEND:

• Not implemented

Available on the device 1 No write or erase access to Flash module, including Security (CSEc) and EEPROM commands, are allowed when device is running at HSRUN mode (112MHz) or VLPR mode.

2 Available when EEEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash.

3 4 KB (up to 512 KB D-Flash as a part of 2 MB Flash). Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details.

4 Only for Boundary Scan Register
5 See Dimensions section for package drawings

Figure 3. S32K1xx product series comparison

3.2 Ordering information



Product status

P: Prototype F: Qualified

Product type/brand S32: Automotive 32-bit MCU

Product line K: Arm Cortex MCUs

Series/Family

1: 1st product series 2: 2nd product series

Core platform/Performance

- 1: Arm Cortex M0+
- 4: Arm Cortex M4F

Memory size

	2	4	6	8
S32K11x			128K	256K
S32K14x	256K	512K	1M	2M

Ordering option

X: Speed

B: 48 MHz without DMA (S32K11x only) L: 48 MHz with DMA (S32K11x only) H: 80 MHz U¹: 112 MHz (Not valid with M temperature/125C)

Y: Optional feature

- R: Base feature set
- F: CAN FD, FlexIO
- A1: CAN FD, FlexIO, Security
- E: Ethernet, Serial Audio Interface (S32K148 only) J1: Ethernet, Serial Audio Interface, CAN FD, FlexIO, Security (S32K148 only)

Wafer, Fab and revision

Fx: ATMC² Tx: GF XX: Flex #²

x0: 1st revision

Temperature

V: -40C to 105C M: -40C to 125C W: -40C to 150C²

Package

Pins	LQFP	QFN	BGA
32	-	FM	-
48	LF	-	-
64	LH	-	-
100	LL	-	ΜΗ
144	LQ	-	-
176	LU	-	-

Tape and Reel T: Trays/Tubes R: Tape and Reel

1. CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.

2. Not supported yet

3. Part numbers no longer offered as standard include:

Ordering Option X (M:64MHz); Ordering Option Y (N: limited RAM. 16KB for K142, 48KB for K144, 96KB for K146, 192KB for K148 S: Security); Temperature (C: -40C to 85C)

NOTE

Not all part number combinations are available. See S32K1xx_Orderable_Part_Number_List.xlsx attached with the Datasheet for list of standard orderable parts.

Figure 4. Ordering information

S32K1xx Data Sheet, Rev. 8, 06/2018

General

- 4. When input pad voltage levels are close to V_{DD} or V_{SS}, practically no current injection is possible.
- 5. While respecting the maximum current injection limit
- 6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 8. T_J (Junction temperature)=135 °C. Assumes T_A=125 °C for RUN mode
 - T_J (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode
 - Assumes maximum θJA for 2s2p board. See Thermal characteristics
- 9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

4.2 Voltage and current operating requirements

NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD} ²	Supply voltage	2.7 ³	5.5	V	4
V _{DD_OFF}	Voltage allowed to be developed on V_{DD} pin when it is not powered from any external power supply source.	0	0.1	V	
V _{DDA}	Analog supply voltage	2.7	5.5	V	4
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	- 0.1	0.1	V	4
V _{REFH}	ADC reference voltage high	2.7	V _{DDA} + 0.1	V	5
V _{REFL}	ADC reference voltage low	-0.1	0.1	V	
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	6
I _{INJPAD_DC_OP} 7	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
I _{INJSUM_DC_OP}	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	_	30	mA	

Table 2. Voltage and current operating requirements 1

- Typical conditions assumes V_{DD} = V_{DDA} = V_{REFH} = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V_{DD} varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V_{DD} and V_{DDA} must be shorted to a common source on PCB. The differential voltage between V_{DD} and V_{DDA} is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.

S32K1xx Data Sheet, Rev. 8, 06/2018

Table 16. Device clock specifications 1 (continue

Symbol	Description	Min.	Max.	Unit
f _{FLASH}	Flash clock	—	24	MHz
	Normal run mode (S32K14x series)	3		
f _{SYS}	System and core clock	—	80	MHz
f _{BUS}	Bus clock	—	40 ⁴	MHz
f _{FLASH}	Flash clock	—	26.67	MHz
	VLPR mode ⁵			•
f _{SYS}	System and core clock	—	4	MHz
f _{BUS}	Bus clock	—	4	MHz
f _{FLASH}	Flash clock	—	1	MHz
f _{ERCLK}	External reference clock		16	MHz

1. Refer to the section Feature comparison for the availability of modes and other specifications.

- 2. Only available on some devices. See section Feature comparison.
- 3. With SPLL as system clock source.
- 4. 48 MHz when f_{SYS} is 48 MHz

5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

6 Peripheral operating requirements and behaviors

6.1 System modules

There are no electrical specifications necessary for the device's system modules.

6.2 Clock interface modules

6.2.1 External System Oscillator electrical specifications

6.2.3 System Clock Generation (SCG) specifications

6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications Table 19. Fast internal RC Oscillator electrical specifications

Symbol	Parameter ¹		Unit		
		Min.	Тур.	Max.]
F _{FIRC}	FIRC target frequency	—	48	_	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	±0.5	±1	%F _{FIRC}
ΔF125	Frequency deviation across process, voltage, and temperature < 125°C	_	±0.5	±1.1	%F _{FIRC}
T _{Startup}	Startup time		3.4	5	μs ²
T _{JIT} , 3	Cycle-to-Cycle jitter	—	300	500	ps
T _{JIT} ³	Long term jitter over 1000 cycles		0.04	0.1	%F _{FIRC}

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock

NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications Table 20. Slow internal RC oscillator (SIRC) electrical specifications

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	1
F _{SIRC}	SIRC target frequency	—	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	_	—	±3	%F _{SIRC}
ΔF125	Frequency deviation across process, voltage, and temperature < 125°C	_	—	±3.3	%F _{SIRC}
T _{Startup}	Startup time		9	12.5	μs ¹

1. Startup time is defined as the time between clock enablement and clock availability for system use.

6.3.1.1 Flash timing specifications — commands Table 23. Flash command timing specifications for S32K14x

Symbol	Descrip	tion ¹	S32	K142	S3	2K144	S32	K146	S32	S32K148		
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
t _{rd1blk}	Read 1 Block	32 KB flash	—	—	—	_	—	—	—	—	ms	
	execution time	64 KB flash	_	0.5	—	0.5	_	0.5	—	—	1	
		128 KB flash	_	—	_	—	_	_	—	—	1	
		256 KB flash	_	2	—	—	_	—	—	—	1	
		512 KB flash	_	-	-	1.8	_	2	_	2		
t _{rd1sec}	Read 1 Section	2 KB flash	_	75	_	75	_	75	—	75	μs	
	execution time	4 KB flash	—	100	—	100	—	100	—	100	1	
t _{pgmchk}	Program Check execution time	—	_	95	—	95	_	95	_	100	μs	
t _{pgm8}	Program Phrase execution time	_	90	225	90	225	90	225	90	225	μs	
t _{ersblk}	Erase Flash	32 KB flash	_	—	—	—	—	—	—	—	ms	2
	Block execution	64 KB flash	30	550	30	550	30	550	—	—		
		128 KB flash	_	—	—	—	—	—	—	—		
		256 KB flash	250	2125	—	—	_	—	—	—		
		512 KB flash	_	—	250	4250	250	4250	250	4250	7	
t _{ersscr}	Erase Flash Sector execution time	_	12	130	12	130	12	130	12	130	ms	2
t _{pgmsec1k}	Program Section execution time (1KB flash)		5	-	5		5	_	5	-	ms	
t _{rd1all}	Read 1s All Block execution time		—	2.8	-	2.3	_	5.2	_	8.2	ms	
t _{rdonce}	Read Once execution time	—	—	30	—	30	_	30	—	30	μs	
t _{pgmonce}	Program Once execution time	—	90	—	90	—	90	_	90	-	μs	
t _{ersall}	Erase All Blocks execution time	—	250	2800	400	4900	700	10000	1400	17000	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time		—	35	_	35	_	35	_	35	μs	
t _{ersallu}	Erase All Blocks Unsecure execution time	_	250	2800	400	4900	700	10000	1400	17000	ms	2
t _{pgmpart} Program Partition for EEPROM execution time	Program Partition for EEPROM	32 KB EEPROM backup	70	—	70		70	—	—	—	ms	3
	execution time	64 KB EEPROM backup	71	_	71		71		150	_		

Memory and memory interfaces

Symbol	Descrip	tion ¹	S32	K142	S3	2K144	S32K146		6 S32K148					
-			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes		
t _{setram}	Set FlexRAM Function	Control Code 0xFF	0.08		0.08		0.08		0.08	-	ms	3		
	execution time	32 KB EEPROM backup	0.8	1.2	0.8	1.2	0.8	1.2	_	_				
		48 KB EEPROM backup	1	1.5	1	1.5	1	1.5	_	_	9	_		
		64 KB EEPROM backup	1.3	1.9	1.3	1.9	1.3	1.9	1.3	1.9				
t _{eewr8b}	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	385	1700		_	µs 3·4	3.4		
		48 KB EEPROM backup	430	1850	430	1850	430	1850		_				
		64 KB EEPROM backup	475	2000	475	2000	475	2000	475	4000				
t _{eewr16b}	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	385	1700	_	_	μs	3 [,] 4		
		48 KB EEPROM backup	430	1850	430	1850	430	1850	_	—				
		64 KB EEPROM backup	475	2000	475	2000	475	2000	475	4000				
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time		360	2000	360	2000	360	2000	360	2000	μs			
t _{eewr32b}	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	630	2000	_	_	μs	3 [,] 4		
		48 KB EEPROM backup	720	2125	720	2125	720	2125	_	_				
		64 KB EEPROM backup	810	2250	810	2250	810	2250	810	4500				
t _{quickwr}	32-bit Quick Write execution	1st 32-bit write	200	550	200	550	200	550	200	1100	μs 4 ^{,5,6}	4 [,] 5 [,] 6		
	ume: Time from CCIF clearing (start the write) until CCIF	2nd through Next to Last (Nth-1) 32- bit write	150	550	150	550	150	550	150	550				

 Table 23. Flash command timing specifications for S32K14x (continued)

Symbol	Description ¹		S32	K116	Sa	2K118		
			Тур	Max	Тур	Max	Unit	Notes
t _{ersscr}	Erase Flash Sector execution time		12	130	12	130	ms	2
t _{pgmsec1k}	Program Section execution time (1 KB flash)		5	_	5	_	ms	
t _{rd1all}	Read 1s All Block execution time		—	1.7	—	2.8	ms	
t _{rdonce}	Read Once execution time		—	30	_	30	μs	
t _{pgmonce}	Program Once execution time		90	_	90	-	μs	
t _{ersall}	Erase All Blocks execution time		150	1500	230	2500	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	—	_	35	_	35	μs	
t _{ersallu}	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms	2
t _{pgmpart}	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	_	71	-	ms	3
		64 KB EEPROM backup	_	_	—	-	-	
t _{setram}	Set FlexRAM Function execution time	Control Code 0xFF	0.08	-	0.08	-	ms	3
		32 KB EEPROM backup	0.8	1.2	0.8	1.2	_	
		48 KB EEPROM backup	_	_	_	-	_	
		64 KB EEPROM backup	_	_	_	_		
t _{eewr8b}	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs	3 [,] 4
		48 KB EEPROM backup	—	—	—	-		
		64 KB EEPROM backup	_	_	_	-		
t _{eewr16b}	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs	3,4
		48 KB EEPROM backup	_	-	-	-	-	
		64 KB EEPROM backup	-	_	—	-		
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs	

 Table 24. Flash command timing specifications for S32K11x (continued)







6.4 Analog modules

6.4.1 ADC electrical specifications

6.4.1.1 12-bit ADC operating conditions Table 27. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{REFH}	ADC reference voltage high		See Voltage and current operating requirements for values	V _{DDA}	See Voltage and current operating requirements for values	V	2
V _{REFL}	ADC reference voltage low		See Voltage and current operating requirements for values	0	See Voltage and current operating requirements for values	mV	2
V _{ADIN}	Input voltage		V _{REFL}	_	V _{REFH}	V	
R _S	Source impedendance	f _{ADCK} < 4 MHz	—	_	5	kΩ	
R _{SW1}	Channel Selection Switch Impedance		—	0.75	1.2	kΩ	
R _{AD}	Sampling Switch Impedance		—	2	5	kΩ	
C _{P1}	Pin Capacitance		—	10	—	pF	
C _{P2}	Analog Bus Capacitance		—		4	pF	
C _S	Sampling capacitance			4	5	pF	

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
f _{ADCK}	ADC conversion clock frequency	Normal usage	2	40	50	MHz	3, 4
f _{CONV}	ADC conversion frequency	No ADC hardware averaging. ⁵ Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	6, 7
		ADC hardware averaging set to 32. ⁵ Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	6, 7

Table 27. 12-bit ADC operating conditions (continued)

- 1. Typical values assume $V_{DDA} = 5 V$, Temp = 25 °C, $f_{ADCK} = 40 \text{ MHz}$, $R_{AS}=20 \Omega$, and $C_{AS}=10 \text{ nF}$ unless otherwise stated. Typical values are for reference only, and are not tested in production.
- For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SS}. To get maximum performance, reference supply quality should be better than SAR ADC. See application note AN5032 for details.
- 3. Clock and compare cycle need to be set according to the guidelines mentioned in the Reference Manual .
- 4. ADC conversion will become less reliable above maximum frequency.
- 5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
- 6. Numbers based on the minimum sampling time of 275 ns.
- 7. For guidelines and examples of conversion rate calculation, see the Reference Manual section 'Calibration function'



Figure 13. ADC input impedance equivalency diagram

ADC electrical specifications



Figure 16. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 0)



Figure 17. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 1)

Symbol	Description		Run	Mode			HSRU	N Mode			VLPR	Mode		Unit
		5.0	V IO	3.3 \	/ 10	5.0	V IO	3.3	V IO	5.0 V IO 3.3 V IO			V IO	7
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz
S2	SWD_CLK cycle period	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	ns
S3	SWD_CLK clock pulse width	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	ns						
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns

Table 38. SWD electrical specifications

66

Table 40. JTAG electrical specifications

Symbol	Description		Rur	n Mode			HSRU	N Mode			VLPR	Mode		Unit
		5.	0 V IO	3.3	V IO	5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
JI	TCLK frequency of operation		!			!							- <u>!</u>	MHz
	Boundary Scan	-	20	-	20	-	20	-	20	-	10	-	10	1
	JTAG	-	20	-	20	-	20	-	20	-	10	-	10	1
J2	TCLK cycle period	1/JI	-	1/JI	-	1/JI	-	1/JI	-	1/JI	-	1/JI	-	ns
J3	TCLK clock pulse width	1			-1	1						-	-	ns
	Boundary Scan	ю	ى س	ы	Q	ы	ى س	ы	ц.	ы	Q	ю	Q	1
	JTAG	J2/2 -	J2/2 +	J2/2 - (J2/2 +	J2/2 -	J2/2 +	J2/2 - 1	J2/2 +	J2/2 - (J2/2 +	J2/2 - {	J2/2 +	
J4	TCLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
J5	Boundary scan input data setup time to TCLK rise	5	-	5	-	5	-	5	-	15	-	15	-	ns
J6	Boundary scan input data hold time after TCLK rise	5	-	5	-	5	-	5	-	8	-	8	-	ns
J7	TCLK low to boundary scan output data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns
J8	TCLK low to boundary scan output data invalid	0	-	0	-	0	-	0	-	0	-	0	-	
J9	TCLK low to boundary scan output high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns
J10	TMS, TDI input data setup time to TCLK rise	3	-	3	-	3	-	3	-	15	-	15	-	ns
J11	TMS, TDI input data hold time after TCLK rise	2	-	2	-	2	-	2	-	8	-	8	-	ns
J12	TCLK low to TDO data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns
J13	TCLK low to TDO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns
J14	TCLK low to TDO high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns

Debug modules





7 Thermal attributes

7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

7.2 Thermal characteristics

7.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from this equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

- T_A = ambient temperature for the package (°C)
- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)
- P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)
- $R_{\theta JC}$ = junction to case thermal resistance (°C/W)
- $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

	. .	
Hev. No.	Date	Substantial Changes
		 Updated values for V_{REFH} and V_{REFL} to add refernce to the section "voltage and current operating requirments" for Min and Max values Updated footnote to Typ. Removed footnote from RAS Analog source resistance Updated figure: ADC input impedance equivalency diagram In table: 12-bit ADC characteristics (2.7 V to 3 V) (V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V)(V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V)(V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed number for TUE Updated footnote to Typ. In table: Comparator with 8-bit DAC electrical specifications Updated Typ. of I_{DDLS} Supply current, Low-speed mode Updated Typ. of I_{DLSB} Propagation delay, Low-speed mode Updated Typ. of I_{DLSB} Propagation delay, High-speed mode Updated footnote Updated Typ. I I_{DLSB} Propagation delay, High-speed mode Updated footnote Updated footnote Updated section LPSPI electrical specifications Added row for t_{DDAC} Initialization and switching settling time Updated section: Clockout frequency Added section: Clockout frequency Added section: Trace electrical specifications Updated table: Table 41 : Updated numbers for S32K142 and S32K148 Updated Document number for 32-pin QFN in topic Obtaining package dimensions
3	14 March 2017	 In Table 2 Updated min. value of V_{DD_OFF} Added parameter I_{INJSUM_AF} Updated Power mode transition operating behaviors Updated Power consumption Updated footnote to T_{SPLL_LOCK} in SPLL electrical specifications In 12-bit ADC electrical characteristics Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC}, TUE, DNL, and INL Added min. value to SMPLTS Removed footnote 'All the parameters in this table ' Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC} Removed footnote 'All the parameters in this table ' Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC} Thermoved footnote 'All the parameters in this table '
4	02 June 2017	 In section: Block diagram, added block diagram for S32K11x series. Updated figure: S32K1xx product series comparison. In section: Selecting orderable part number, added reference to attachement S32K_Part_Numbers.xlsx. In section: Ordering information Updated figure: Ordering information. In Table 1,

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		 Updated note 'All the limits defined' Updated parameter 'I_{INJPAD_DC_ABS},' 'VIN_DC', I_{INJSUM_DC_ABS}. In Table 2, Updated parameter I_{INJPAD_DC_OP} and I_{INJSUM_DC_OP}. In Table 5, updated TBDs for V_{LVR_HYST}, V_{LVD_HYST}, and v_{LVW_HYST} In Power mode transition operating behaviors, Added VLPR → VLPS Added VLPS → VLPR Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup In Table 7, updated the specifications for S32K144. Updated the attachment S32K1xx_Power_Modes _Configuration.xlsx. In Table 15, removed C_{IN_A}. In Table 17, Updated specificatins for g_{mXOSC}. Removed I_{DDSIRC} In Table 19, Added parameter ΔF125. Removed I_{DDFIRC} In Table 21, removed I_{LPO} Updated TBDs for I_{DDA_ADC} and TUE in Table 28 Updated TBDs for I_{DDA_ADC} and TUE in Table 29 In section: QuadSPI AC specifications, updated TBDs for I_{DDA_ADC} and TUE in Table 27. In section: CMP with 8-bit DAC electrical specifications, added note 'For comparator I'A spinals adjacent'
5	06 Dec 2017	 Removed S32K148 from 'Caution' Updated figure: S32K1xx product series comparison for 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote) Added support for LIN protocol version 2.2 A In Absolute maximum ratings : Added note 'Unless otherwise ' Added parameter 'Added note 'T_{ramp_MCU}' Updated footnote for 'T_{ramp}' In Voltage and current operating requirements : Added footnote 'V_{DD} and V_{DDA} must be shorted ' against parameter 'V_{DD}- V_{DDA}' Updated footnote 'V_{DD} and V_{DDA} must be shorted' In Power and ground pins Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams. Updated footnote 'V_{DD} and V_{DDA} must be shorted'

Table 43. Revision History (continued)

Rev. No.

Date

		 Updated 3.3 V numbers and added footnote against f_{op}, t_{SU}, ans t_V in HSRUN Mode Added footnote to 't_{WSPSCK}' Updated Thermal characteristics for S32K11x
6	31 Jan 2018	 Changed the representation of ARM trademark throughout. Removed S32K142 from 'Caution' In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': No write or erase access to In High-level architecture diagram for the S32K14x family, added the following footnote: No write or erase access to In High-level architecture diagram for the S32K11x family : No write or erase access to In High-level architecture diagram for the S32K11x family : No write or erase access to In High-level architecture diagram for the S32K11x family : No write or erase access to In High-level architecture diagram for the S32K11x family : Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block Updated figure: S32K1xx product series comparison : Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'. Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148. Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'. Updated Ordering information Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118.
7	19 April 2018	 Changed Caution to Notes Updated the wordings of Notes and removed S32K146 Added 'Following two are the available' In 'Key features': Editorial updates Updated the note under Power management, Memory and memory interfaces, and Safety and security. Updated FlexIO under Communications interfaces Added ENET and SAI under Communications interfaces Updated Cryptographic Services Engine (CSEc) under 'Safety and security' In High-level architecture diagram for the S32K14x family : Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : Minor editorial updates Updated note 3 In Figure: S32K1xx product series comparison : Editorial updates Updated Frequency for S32K14x Updated footnote 4 Added footnote 5 In Ordering information : Renamed section, updated the starting paragraph Updated the figure In Voltage and current operating requirements, updated the note In Power consumption : Updated specs for S32K146 Removed section 'Modes configuration', and moved its content under

Table 43. Revision History (continued)

Substantial Changes

Table continues on the next page...

the fisrt paragraph.

In 12-bit ADC operating conditions :