



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexIO, I²C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142mrt0clht">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142mrt0clht</a>

# Table of Contents

1	Block diagram.....	4	6.2.5	SPLL electrical specifications .....	32
2	Feature comparison.....	5	6.3	Memory and memory interfaces.....	32
3	Ordering information.....	7	6.3.1	Flash memory module (FTFC) electrical specifications.....	32
	3.1 Selecting orderable part number .....	7	6.3.1.1	Flash timing specifications — commands.....	32
	3.2 Ordering information .....	8	6.3.1.2	Reliability specifications.....	37
4	General.....	9	6.3.2	QuadSPI AC specifications.....	38
	4.1 Absolute maximum ratings.....	9	6.4	Analog modules.....	42
	4.2 Voltage and current operating requirements.....	10	6.4.1	ADC electrical specifications.....	42
	4.3 Thermal operating characteristics.....	11	6.4.1.1	12-bit ADC operating conditions.....	42
	4.4 Power and ground pins.....	12	6.4.1.2	12-bit ADC electrical characteristics.....	44
	4.5 LVR, LVD and POR operating requirements.....	14	6.4.2	CMP with 8-bit DAC electrical specifications.....	46
	4.6 Power mode transition operating behaviors.....	15	6.5	Communication modules.....	50
	4.7 Power consumption.....	16	6.5.1	LPUART electrical specifications.....	50
	4.8 ESD handling ratings.....	21	6.5.2	LP SPI electrical specifications.....	50
	4.9 EMC radiated emissions operating behaviors.....	21	6.5.3	LPI2C electrical specifications.....	56
5	I/O parameters.....	22	6.5.4	FlexCAN electrical specifications.....	57
	5.1 AC electrical characteristics.....	22	6.5.5	SAI electrical specifications.....	57
	5.2 General AC specifications.....	22	6.5.6	Ethernet AC specifications.....	59
	5.3 DC electrical specifications at 3.3 V Range.....	23	6.5.7	Clockout frequency.....	62
	5.4 DC electrical specifications at 5.0 V Range.....	24	6.6	Debug modules.....	62
	5.5 AC electrical specifications at 3.3 V range .....	25	6.6.1	SWD electrical specofications .....	62
	5.6 AC electrical specifications at 5 V range .....	25	6.6.2	Trace electrical specifications.....	64
	5.7 Standard input pin capacitance.....	26	6.6.3	JTAG electrical specifications.....	65
	5.8 Device clock specifications.....	26	7	Thermal attributes.....	68
6	Peripheral operating requirements and behaviors.....	27	7.1	Description.....	68
	6.1 System modules.....	27	7.2	Thermal characteristics.....	68
	6.2 Clock interface modules.....	27	7.3	General notes for specifications at maximum junction temperature.....	73
	6.2.1 External System Oscillator electrical specifications....	27	8	Dimensions.....	74
	6.2.2 External System Oscillator frequency specifications .	29	8.1	Obtaining package dimensions .....	74
	6.2.3 System Clock Generation (SCG) specifications.....	31	9	Pinouts.....	75
	6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications.....	31	9.1	Package pinouts and signal descriptions.....	75
	6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications .....	31	10	Revision History.....	75
	6.2.4 Low Power Oscillator (LPO) electrical specifications	32			



**Figure 2. High-level architecture diagram for the S32K11x family**

## 2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

### NOTE

Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal*

## Feature comparison

*Description Input Multiplexing sheet(s) attached with Reference Manual.*

	S32K11x		S32K14x				
Parameter	K116	K118	K142	K144	K146	K148	
Core	Arm® Cortex™-M0+		Arm® Cortex™-M4F				
Frequency	48 MHz		80 MHz (RUN mode) or 112 MHz (HSRUN mode) <sup>1</sup>				
System	IEEE-754 FPU	○			●		
	Cryptographic Services Engine (CSEc) <sup>1</sup>	●			●		
	CRC module	1x			1x		
	ISO 26262	capable up to ASIL-B		capable up to ASIL-B			
	Peripheral speed	up to 48 MHz		up to 112 MHz (HSRUN)			
	Crossbar	●			●		
	DMA	●			●		
	External Watchdog Monitor (EWM)	○			●		
	Memory Protection Unit (MPU)	●			●		
	FIRC CMU	●			○		
	Watchdog	1x			1x		
	Low power modes	●			●		
	HSRUN mode <sup>1</sup>	○			●		
Memory	Number of I/Os	up to 43	up to 58	up to 89	up to 128	up to 156	
	Single supply voltage	2.7 - 5.5 V		2.7 - 5.5 V			
	Ambient Operation Temperature (Ta)	-40°C to +105°C / +125°C		-40°C to +105°C / +125°C			
	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB <sup>2</sup>
	Error Correcting Code (ECC)	●			●		
	System RAM (including FlexRAM and MTB)	17 KB	25 KB	32 KB	64 KB	128 KB	256 KB
	FlexRAM (also available as system RAM)	2 KB		4 KB			
Timer	Cache	○			4 KB		
	EEPROM emulated by FlexRAM <sup>1</sup>	2 KB (up to 32 KB D-Flash)		4 KB (up to 64 KB D-Flash)			See footnote 3
	External memory interface	○		○			QuadSPI incl. HyperBus <sup>TM</sup>
	Low Power Interrupt Timer (LPIT)	1x			1x		
	FlexTimer (16-bit counter) 8 channels	2x (16)		4x (32)	6x (48)	8x (64)	
Analog	Low Power Timer (LPTMR)	1x			1x		
	Real Time Counter (RTC)	1x			1x		
	Programmable Delay Block (PDB)	1x			2x		
	Trigger mux (TRGMUX)	1x (43)	1x (45)	1x (64)	1x (73)	1x (81)	
Communication	12-bit SAR ADC (1 Msps each)	1x (13)	1x (16)	2x (16)	2x (24)	2x (32)	
	Comparator with 8-bit DAC	1x			1x		
	10/100 Mbps IEEE-1588 Ethernet MAC	○		○		1x	
	Serial Audio Interface (AC97, TDM, I2S)	○		○		2x	
	Low Power UART/LIN (LPUART) (Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602)	2x		2x	3x		
	Low Power SPI (LPSPI)	1x	2x	2x	3x		
	Low Power I2C (LPI2C)	1x			1x		2x
IDeS	FlexCAN (CAN-FD ISO/CD 11898-1)	1x (1x with FD)		2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1x		1x			
Other	Debug & trace	SWD, MTB (1 KB), JTAG <sup>4</sup>		SWD, JTAG (ITM, SWV, SWO)			SWD, JTAG (ITM, SWV, SWO), ETM
	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Studio (GCC) + SDK, IAR, GHS, Arm®, Lauterbach, iSystems		NXP S32 Design Studio (GCC) + SDK, IAR, GHS, Arm®, Lauterbach, iSystems			
Packages <sup>5</sup>	32-pin QFN 48-pin LQFP	48-pin LQFP 64-pin LQFP	64-pin LQFP 100-pin LQFP	64-pin LQFP 100-pin LQFP 100-pin MAPBGA 100-pin MAPBGA 144-pin LQFP	64-pin LQFP 100-pin LQFP 100-pin MAPBGA 100-pin MAPBGA 144-pin LQFP	64-pin LQFP 100-pin MAPBGA 100-pin MAPBGA 100-pin LQFP 144-pin LQFP	100-pin MAPBGA 144-pin LQFP 176-pin LQFP

### LEGEND:

- Not implemented
  - Available on the device
- 1 No write or erase access to Flash module, including Security (CSEc) and EEPROM commands, are allowed when device is running at HSRUN mode (112MHz) or VLPR mode.
- 2 Available when EEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash.
- 3 4 KB (up to 512 KB D-Flash as a part of 2 MB Flash). Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details.
- 4 Only for Boundary Scan Register
- 5 See Dimensions section for package drawings

**Figure 3. S32K1xx product series comparison**

## General

4. When input pad voltage levels are close to  $V_{DD}$  or  $V_{SS}$ , practically no current injection is possible.
5. While respecting the maximum current injection limit
6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
8.  $T_J$  (Junction temperature)=135 °C. Assumes  $T_A=125$  °C for RUN mode  
 $T_J$  (Junction temperature)=125 °C. Assumes  $T_A=105$  °C for HSRUN mode
  - Assumes maximum  $\theta_{JA}$  for 2s2p board. See [Thermal characteristics](#)
9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

## 4.2 Voltage and current operating requirements

### NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

**Table 2. Voltage and current operating requirements 1**


Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}^2$	Supply voltage	2.7 <sup>3</sup>	5.5	V	<a href="#">4</a>
$V_{DD\_OFF}$	Voltage allowed to be developed on $V_{DD}$ pin when it is not powered from any external power supply source.	0	0.1	V	
$V_{DDA}$	Analog supply voltage	2.7	5.5	V	<a href="#">4</a>
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	<a href="#">4</a>
$V_{REFH}$	ADC reference voltage high	2.7	$V_{DDA} + 0.1$	V	<a href="#">5</a>
$V_{REFL}$	ADC reference voltage low	-0.1	0.1	V	
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	<a href="#">6</a>
$I_{INJPAD\_DC\_OP}^7$	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
$I_{INJSUM\_DC\_OP}$	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section <a href="#">Analog Modules</a> )	—	30	mA	

1. Typical conditions assumes  $V_{DD} = V_{DDA} = V_{REFH} = 5$  V, temperature = 25 °C and typical silicon process unless otherwise stated.
2. As  $V_{DD}$  varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
4.  $V_{DD}$  and  $V_{DDA}$  must be shorted to a common source on PCB. The differential voltage between  $V_{DD}$  and  $V_{DDA}$  is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note [AN5032](#) for reference supply design for SAR ADC.

## 5 I/O parameters

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

**Figure 7. Input signal measurement reference**

### 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

**Table 10. General switching specifications**

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	<a href="#">1, 2</a>
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	—	ns	<a href="#">3</a>
WFRST	RESET input filtered pulse	—	10	ns	<a href="#">4</a>
WNFRST	RESET input not filtered pulse	Maximum of (100 ns, bus clock period)	—	ns	<a href="#">5</a>

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Maximum length of RESET pulse which will be filtered by internal filter.
5. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter. This number depends on bus clock period also. For example, in VLPR mode bus clock is 4 MHz, which make clock period of 250 ns. In this case, minimum pulse width which will cause reset is 250 ns. For faster bus clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will be 100 ns.

## 5.3 DC electrical specifications at 3.3 V Range

### NOTE

For details on the pad types defined in [Table 11](#) and [Table 12](#), see Reference Manual section *IO Signal Table* and IO Signal Description Input Multiplexing sheet(s) attached with Reference Manual.

**Table 11. DC electrical specifications at 3.3 V Range**

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	I/O Supply Voltage	2.7	3.3	4	V	<a href="#">1</a>
V <sub>ih</sub>	Input Buffer High Voltage	0.7 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	<a href="#">2</a>
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> – 0.3	—	0.3 × V <sub>DD</sub>	V	<a href="#">3</a>
V <sub>hys</sub>	Input Buffer Hysteresis	0.06 × V <sub>DD</sub>	—	—	V	
I <sub>oh</sub> <sub>GPIO</sub>	I/O current source capability measured when pad V <sub>oh</sub> = (V <sub>DD</sub> – 0.8 V)	3.5	—	—	mA	
I <sub>ol</sub> <sub>GPIO-HD_DSE_0</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	3	—	—	mA	
I <sub>oh</sub> <sub>GPIO-HD_DSE_1</sub>	I/O current source capability measured when pad V <sub>oh</sub> = (V <sub>DD</sub> – 0.8 V)	14	—	—	mA	<a href="#">4</a>
I <sub>ol</sub> <sub>GPIO-HD_DSE_1</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	12	—	—	mA	<a href="#">4</a>
I <sub>oh</sub> <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad V <sub>oh</sub> =V <sub>DD</sub> -0.8 V	9.5	—	—	mA	<a href="#">5</a>
I <sub>ol</sub> <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	10	—	—	mA	<a href="#">5</a>
I <sub>oh</sub> <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad V <sub>oh</sub> =V <sub>DD</sub> -0.8 V	16	—	—	mA	<a href="#">5</a>
I <sub>ol</sub> <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	15.5	—	—	mA	<a href="#">5</a>
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temperature range at V <sub>DD</sub> = 3.3 V					<a href="#">6</a>
	All pins other than high drive port pins	—	0.005	0.5	µA	
	High drive port pins <a href="#">7</a>	—	0.010	0.5	µA	
R <sub>PU</sub>	Internal pullup resistors	20	—	60	kΩ	<a href="#">8</a>
R <sub>PD</sub>	Internal pulldown resistors	20	—	60	kΩ	<a href="#">9</a>

1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
2. For reset pads, same V<sub>ih</sub> levels are applicable
3. For reset pads, same V<sub>il</sub> levels are applicable
4. The value given is measured at high drive strength mode. For value at low drive strength mode see the Ioh\_Standard value given above.
5. For reference only. Run simulations with the IBIS model and custom board for accurate results.




Figure 8. Oscillator connections scheme

Table 17. External System Oscillator electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$g_{m\text{osc}}$	Crystal oscillator transconductance					
	SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz	2.2	—	13.7	mA/V	
	SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz	16	—	47	mA/V	
$V_{IL}$	Input low voltage — EXTAL pin in external clock mode	$V_{SS}$	—	1.15	V	
$V_{IH}$	Input high voltage — EXTAL pin in external clock mode	$0.7 * V_{DD}$	—	$V_{DD}$	V	
$C_1$	EXTAL load capacitance	—	—	—		1
$C_2$	XTAL load capacitance	—	—	—		1
$R_F$	Feedback resistor	—	—	—	$M\Omega$	2
	Low-gain mode (HGO=0)	—	—	—		

Table continues on the next page...

**Table 24. Flash command timing specifications for S32K11x (continued)**

Symbol	Description <sup>1</sup>	S32K116		S32K118		Unit	Notes
		Typ	Max	Typ	Max		
t <sub>ersscr</sub>	Erase Flash Sector execution time	—	12	130	12	130	ms <sup>2</sup>
t <sub>pgmsec1k</sub>	Program Section execution time (1 KB flash)	—	5	—	5	—	ms
t <sub>rd1all</sub>	Read 1s All Block execution time	—	—	1.7	—	2.8	ms
t <sub>rdonce</sub>	Read Once execution time	—	—	30	—	30	μs
t <sub>pgmonce</sub>	Program Once execution time	—	90	—	90	—	μs
t <sub>ersall</sub>	Erase All Blocks execution time	—	150	1500	230	2500	ms <sup>2</sup>
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	—	—	35	—	35	μs
t <sub>ersallu</sub>	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms <sup>2</sup>
t <sub>pgmpart</sub>	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	—	71	—	ms <sup>3</sup>
		64 KB EEPROM backup	—	—	—	—	
t <sub>setram</sub>	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	—	ms <sup>3</sup>
		32 KB EEPROM backup	0.8	1.2	0.8	1.2	
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>eewr8b</sub>	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs <sup>3-4</sup>
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>eewr16b</sub>	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs <sup>3-4</sup>
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs

Table continues on the next page...

**Table 24. Flash command timing specifications for S32K11x (continued)**

Symbol	Description <sup>1</sup>	S32K116		S32K118		Unit	Notes
		Typ	Max	Typ	Max		
t <sub>eewr32b</sub>	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	μs <sup>3·4</sup>
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>quickwr</sub>	32-bit Quick Write execution time: Time from CCIF clearing (start the write) until CCIF setting (32-bit write complete, ready for next 32-bit write)	1st 32-bit write	200	550	200	550	μs <sup>4·5·6</sup>
		2nd through Next to Last (Nth-1) 32-bit write	150	550	150	550	
		Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	
t <sub>quickwrClup</sub>	Quick Write Cleanup execution time	—	—	(# of Quick Writes ) * 2.0	—	(# of Quick Writes ) * 2.0	ms <sup>7</sup>

1. All command times assume 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 μs, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

### NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.


### 6.3.1.2 Reliability specifications

**Table 25. NVM reliability specifications**


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
When using as Program and Data Flash						
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	—	—	years	<sup>1</sup>
n <sub>nvmeycp</sub>	Cycling endurance	1 K	—	—	cycles	<sup>2, 3</sup>

Table continues on the next page...

## ADC electrical specifications



**Figure 14. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 0)**



**Figure 15. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 1)**

**Table 32. LPSPI electrical specifications<sup>1</sup>**

Num	Symbol	Description	Conditions	Run Mode <sup>2</sup>				HSRUN Mode <sup>2</sup>				VLPR Mode				Unit	
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
	$f_{\text{periph}}^{3,4}$	Peripheral Frequency	Slave	-	40	-	40	-	56	-	56	-	4	-	4	MHz	
			Master	-	40	-	40	-	56	-	56	-	4	-	4		
			Master Loopback <sup>5</sup>	-	40	-	48	-	48	-	48	-	4	-	4		
			Master Loopback(slow) <sup>6</sup>	-	48	-	48	-	48	-	48	-	4	-	4		
1	$f_{\text{op}}$	Frequency of operation	Slave	-	10	-	10	-	14	-	14 <sup>7</sup>	-	2	-	2	MHz	
			Master	-	10	-	10	-	14	-	14 <sup>7</sup>	-	2	-	2		
			Master Loopback <sup>5</sup>	-	20	-	12	-	24	-	12	-	2	-	2		
			Master Loopback(slow) <sup>6</sup>	-	12	-	12	-	12	-	12	-	2	-	2		
2	$t_{\text{SPSCK}}$	SPSCK period	Slave	100	-	100	-	72	-	72	-	500	-	500	-	ns	
			Master	100	-	100	-	72	-	72	-	500	-	500	-		
			Master Loopback <sup>5</sup>	50	-	83	-	42	-	83	-	500	-	500	-		
			Master Loopback(slow) <sup>6</sup>	83	-	83	-	83	-	83	-	500	-	500	-		
3	$t_{\text{Lead}}^8$	Enable lead time (PCS to SPSCK delay)	Slave	-	-	-	-	-	-	-	-	-	-	-	-	ns	
			Master	-	-	-	-	-	-	-	-	-	-	-	-		
			Master Loopback <sup>5</sup>	(PCSSCK+1)* $t_{\text{periph}}-25$				(PCSSCK+1)* $t_{\text{periph}}-25$				(PCSSCK+1)* $t_{\text{periph}}-25$					
			Master Loopback(slow) <sup>6</sup>	(PCSSCK+1)* $t_{\text{periph}}-25$				(PCSSCK+1)* $t_{\text{periph}}-25$				(PCSSCK+1)* $t_{\text{periph}}-25$					

Table continues on the next page...

## 6.5.4 FlexCAN electrical specifications

For supported baud rate, see section 'Protocol timing' of the *Reference Manual*.


## 6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.


**Table 33. Master mode timing specifications**

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S1	SAI_MCLK cycle time	40	—	ns
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	—	ns
S4	SAI_BCLK pulse width high/low	45%	55%	BCLK period
S5	SAI_RXD input setup before SAI_BCLK	28	—	ns
S6	SAI_RXD input hold after SAI_BCLK	0	—	ns
S7	SAI_BCLK to SAI_TXD output valid	—	8	ns
S8	SAI_BCLK to SAI_TXD output invalid	-2	—	ns
S9	SAI_FS input setup before SAI_BCLK	28	—	ns
S10	SAI_FS input hold after SAI_BCLK	0	—	ns
S11	SAI_BCLK to SAI_FS output valid	—	8	ns
S12	SAI_BCLK to SAI_FS output invalid	-2	—	ns

**Figure 22. SAI Timing — Master modes****Table 34. Slave mode timing specifications**

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S13	SAI_BCLK cycle time (input)	80	—	ns
S14 <sup>1</sup>	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S15	SAI_RXD input setup before SAI_BCLK	8	—	ns
S16	SAI_RXD input hold after SAI_BCLK	2	—	ns
S17	SAI_BCLK to SAI_TxD output valid	—	28	ns
S18	SAI_BCLK to SAI_TxD output invalid	0	—	ns
S19	SAI_FS input setup before SAI_BCLK	8	—	ns
S20	SAI_FS input hold after SAI_BCLK	2	—	ns
S21	SAI_BCLK to SAI_FS output valid	—	28	ns
S22	SAI_BCLK to SAI_FS output invalid	0	—	ns

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI\_BCLK input. Any change in SAI\_BCLK duty cycle input must be taken care during the board design or by the master timing.

**Figure 23. SAI Timing — Slave modes**

### 6.5.6 Ethernet AC specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

The following table describes the MII electrical characteristics.


- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

**Table 35. MII signal switching specifications**


Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns



**Figure 32. Test clock input timing**



**Figure 33. Boundary scan (JTAG) timing**



**Figure 34. Test Access Port timing**

## 7 Thermal attributes

### 7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

#### NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

### 7.2 Thermal characteristics

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package**

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Single layer board (1s)	$R_{\theta JA}$		32	93	NA	NA	NA	NA	°C/W
				48	79	71	NA	NA	NA	
				64	NA	62	61	61	59	
				100	NA	NA	53	52	51	
				144	NA	NA	NA	NA	51	
				176	NA	NA	NA	NA	42	
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1</sup>	Two layer board (1s1p)	$R_{\theta JA}$		32	50	NA	NA	NA	NA	
				48	58	50	NA	NA	NA	
				64	NA	46	45	45	44	
				100	NA	NA	42	42	40	
				144	NA	NA	NA	NA	44	
				176	NA	NA	NA	NA	36	
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Four layer board (2s2p)	$R_{\theta JA}$		32	32	NA	NA	NA	NA	
				48	55	47	NA	NA	NA	
				64	NA	44	43	43	41	
				100	NA	NA	40	40	39	
				144	NA	NA	NA	NA	42	
				176	NA	NA	NA	NA	35	
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Single layer board (1s)	$R_{\theta JMA}$		32	77	NA	NA	NA	NA	
				48	66	58	NA	NA	NA	
				64	NA	50	49	49	48	
				100	NA	NA	43	42	41	
				144	NA	NA	NA	NA	42	
				176	NA	NA	NA	NA	34	
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1</sup>	Two layer board (1s1p)	$R_{\theta JMA}$		32	43	NA	NA	NA	NA	
				48	51	43	NA	NA	NA	
				64	NA	39	38	38	37	
				100	NA	NA	35	35	34	

Table continues on the next page...

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)**

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Package Top <sup>7</sup>	Natural Convection	$\Psi_{JT}$	32	1	NA	NA	NA	NA	NA	
				4	2	NA	NA	NA	NA	
				NA	2	2	2	2	NA	
				NA	NA	2	2	2	NA	
				NA	NA	NA	NA	2	1	
				NA	NA	NA	NA	NA	1	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## Revision History

**Table 43. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• Updated note 'All the limits defined ...'</li> <li>• Updated parameter '<math>I_{INJPAD\_DC\_ABS}</math>', '<math>V_{IN\_DC}</math>', '<math>I_{INJSUM\_DC\_ABS}</math>'.</li> <li>• In <a href="#">Table 2</a>, <ul style="list-style-type: none"> <li>• Updated parameter <math>I_{INJPAD\_DC\_OP}</math> and <math>I_{INJSUM\_DC\_OP}</math>.</li> </ul> </li> <li>• In <a href="#">Table 5</a>, updated TBDs for <math>V_{LVR\_HYST}</math>, <math>V_{LVD\_HYST}</math>, and <math>V_{LVW\_HYST}</math></li> <li>• In <a href="#">Power mode transition operating behaviors</a>, <ul style="list-style-type: none"> <li>• Added VLPR → VLPS</li> <li>• Added VLPS → VLPR</li> <li>• Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> </ul> </li> <li>• In <a href="#">Table 7</a>, updated the specifications for S32K144.</li> <li>• Updated the attachment <a href="#">S32K1xx_Power_Modes_Configuration.xlsx</a>.</li> <li>• In <a href="#">Table 15</a>, removed <math>C_{IN\_A}</math>.</li> <li>• In <a href="#">Table 17</a>, <ul style="list-style-type: none"> <li>• Updated specifacations for <math>g_{mXOSC}</math>.</li> <li>• Removed <math>I_{DDOSC}</math></li> </ul> </li> <li>• In <a href="#">Table 19</a>, <ul style="list-style-type: none"> <li>• Added parameter <math>\Delta F125</math>.</li> <li>• Removed <math>I_{DDFIRC}</math></li> </ul> </li> <li>• In <a href="#">Table 20</a>, <ul style="list-style-type: none"> <li>• Added parameter <math>\Delta F125</math>.</li> <li>• Removed <math>I_{DDSRIC}</math></li> </ul> </li> <li>• In <a href="#">Table 21</a>, removed <math>I_{LPO}</math></li> <li>• Updated section: <a href="#">Flash memory module (FTFC) electrical specifications</a></li> <li>• In section: <a href="#">12-bit ADC operating conditions</a>, <ul style="list-style-type: none"> <li>• Updated TBDs for <math>I_{DDA\_ADC}</math> and TUE in <a href="#">Table 28</a></li> <li>• Updated TBDs for <math>I_{DDA\_ADC}</math> and TUE in <a href="#">Table 29</a></li> </ul> </li> <li>• In section: <a href="#">QuadSPI AC specifications</a>, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'.</li> <li>• In section: <a href="#">12-bit ADC operating conditions</a>, updated <a href="#">Table 27</a>.</li> <li>• In section: <a href="#">CMP with 8-bit DAC electrical specifications</a>, added note 'For comparator IN signals adjacent ...'</li> <li>• In table: <a href="#">Table 32</a>, minor update in footnote 6.</li> <li>• In table: <a href="#">Table 41</a>, updated specifications for S32K146.</li> </ul>
5	06 Dec 2017	<ul style="list-style-type: none"> <li>• Removed S32K148 from 'Caution'</li> <li>• Updated figure: <a href="#">S32K1xx product series comparison</a> for <ul style="list-style-type: none"> <li>• 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>• Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>• In <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>• Added note 'Unless otherwise ...'</li> <li>• Added parameter 'Added note '<math>T_{ramp\_MCU}</math>'</li> <li>• Updated footnote for '<math>T_{ramp}</math>'</li> </ul> </li> <li>• In <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>• Added footnote '<math>V_{DD}</math> and <math>V_{DDA}</math> must be shorted ...' against parameter '<math>V_{DD} - V_{DDA}</math>'</li> <li>• Updated footnote '<math>V_{DD}</math> and <math>V_{DDA}</math> must be shorted ...'</li> </ul> </li> <li>• In <a href="#">Power and ground pins</a> <ul style="list-style-type: none"> <li>• Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>• Updated footnote '<math>V_{DD}</math> and <math>V_{DDA}</math> must be shorted ...'</li> </ul> </li> <li>• In <a href="#">Power mode transition operating behaviors</a> :</li> </ul>

*Table continues on the next page...*



**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS,ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2018 NXP B.V.

Document Number S32K1XX  
Revision 8, 06/2018

