NXP USA Inc. - FS32K142UAT0VLHR Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142uat0vlhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 Ordering information



Product status

P: Prototype F: Qualified

Product type/brand S32: Automotive 32-bit MCU

Product line K: Arm Cortex MCUs

Series/Family

1: 1st product series 2: 2nd product series

Core platform/Performance

- 1: Arm Cortex M0+
- 4: Arm Cortex M4F

Memory size

	2	4	6	8
S32K11x			128K	256K
S32K14x	256K	512K	1M	2M

Ordering option

X: Speed

B: 48 MHz without DMA (S32K11x only) L: 48 MHz with DMA (S32K11x only) H: 80 MHz U¹: 112 MHz (Not valid with M temperature/125C)

Y: Optional feature

- R: Base feature set
- F: CAN FD, FlexIO
- A1: CAN FD, FlexIO, Security
- E: Ethernet, Serial Audio Interface (S32K148 only) J¹: Ethernet, Serial Audio Interface, CAN FD, FlexIO, Security (S32K148 only)

Wafer, Fab and revision

Fx: ATMC² Tx: GF XX: Flex #²

x0: 1st revision

Temperature

V: -40C to 105C M: -40C to 125C W: -40C to 150C²

Package

Pins	LQFP	QFN	BGA
32	-	FM	-
48	LF	-	-
64	LH	-	-
100	LL	-	ΜН
144	LQ	-	-
176	LU	-	-

Tape and Reel T: Trays/Tubes R: Tape and Reel

1. CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.

2. Not supported yet

3. Part numbers no longer offered as standard include:

Ordering Option X (M:64MHz); Ordering Option Y (N: limited RAM. 16KB for K142, 48KB for K144, 96KB for K146, 192KB for K148 S: Security); Temperature (C: -40C to 85C)

NOTE

Not all part number combinations are available. See S32K1xx_Orderable_Part_Number_List.xlsx attached with the Datasheet for list of standard orderable parts.

Figure 4. Ordering information

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{LVW}	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V _{LVW_HYST}	LVW hysteresis	—	75	—	mV	1
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	

Table 5. V_{DD} supply LVR, LVD and POR operating requirements (continued)

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - $BUS_CLK = 48 MHz$
 - FLASH_CLK = 24 MHz
- HSRUN Mode:
 - Clock source: SPLL
 - SYS_CLK/CORE_CLK = 112 MHz
 - BUS_CLK = 56 MHz
 - FLASH_CLK = 28 MHz
- VLPR Mode:
 - Clock source: SIRC
 - SYS_CLK/CORE_CLK = 4 MHz
 - $BUS_CLK = 4 MHz$
 - FLASH_CLK = 1 MHz
- STOP1/STOP2 Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - $BUS_CLK = 48 MHz$
 - FLASH_CLK = 24 MHz
- VLPS Mode: All clock sources disabled ¹

Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	_	μs

Table continues on the next page...

- 1. For S32K11x FIRC/SOSC
 - For S32K14x FIRC/SOSC/SPLL

- 5. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144_IO_Signal_Description_Input_Multiplexing.xlsx* attached with the *Reference Manual*.
- 6. Measured at input $V = V_{SS}$
- 7. Measured at input $V = V_{DD}$

Symbol	DSE	Rise tir	ne (nS) ¹	Fall tin	ne (nS) ¹	Capacitance (pF) ²	
		Min.	Max.	Min.	Max.		
tRF _{GPIO}	NA	3.2	14.5	3.4	15.7	25	
		5.7	23.7	6.0	26.2	50	
		20.0	80.0	20.8	88.4	200	
tRF _{GPIO-HD}	0	3.2	14.5	3.4	15.7	25	
		5.7	23.7	6.0	26.2	50	
		20.0	80.0	20.8	88.4	200	
	1	1.5	5.8	1.7	6.1	25	
		2.4	8.0	2.6	8.3	50	
		6.3	22.0	6.0	23.8	200	
tRF _{GPIO-FAST}	0	0.6	2.8	0.5	2.8	25	
		3.0	7.1	2.6	7.5	50	
		12.0	27.0	10.3	26.8	200	
	1	0.4	1.3	0.38	1.3	25	
		1.5	3.8	1.4	3.9	50	
		7.4	14.9	7.0	15.3	200	

5.5 AC electrical specifications at 3.3 V range

 Table 13. AC electrical specifications at 3.3 V Range

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.

2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

5.6 AC electrical specifications at 5 V range

Symbol	DSE	Rise time (nS) ¹		Fall tim	ie (nS) ¹	Capacitance (pF) ²
		Min.	Max .	Min.	Max.	
tRF _{GPIO}	NA	2.8	9.4	2.9	10.7	25
		5.0	15.7	5.1	17.4	50
		17.3	54.8	17.6	59.7	200
tRF _{GPIO-HD}	0	2.8	9.4	2.9	10.7	25
		5.0	15.7	5.1	17.4	50

Table 14. AC electrical specifications at 5 V Range

Table continues on the next page...

I/O parameters

Symbol	DSE	Rise tii	me (nS) ¹	Fall tim	ne (nS) ¹	Capacitance (pF) ²	
		Min.	Max .	Min.	Max.		
		17.3	54.8	17.6	59.7	200	
	1	1.1	4.6	1.1	5.0	25	
		2.0	5.7	2.0	5.8	50	
		5.4	16.0	5.0	16.0	200	
tRF _{GPIO-FAST}	0	0.42	2.2	0.37	2.2	25	
		2.0	5.0	1.9	5.2	50	
		9.3	18.8	8.5	19.3	200	
	1	0.37	0.9	0.35	0.9	25	
		1.2	2.7	1.2	2.9	50	
		6.0	11.8	6.0	12.3	200	

Table 14. AC electrical specifications at 5 V Range (continued)

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.

2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

5.7 Standard input pin capacitance

Table 15. Standard input pin capacitance

Symbol	Description	Min.	Max.	Unit
C _{IN_D}	Input capacitance: digital pins	_	7	pF

NOTE

Please refer to External System Oscillator electrical specifications for EXTAL/XTAL pins.

5.8 Device clock specifications

Table 16. Device clock specifications 1

Symbol	Description	Min.	Max.	Unit
	High Speed run mode ²			
f _{SYS}	System and core clock	—	112	MHz
f _{BUS}	Bus clock	_	56	MHz
f _{FLASH}	Flash clock	—	28	MHz
	Normal run mode (S32K11x series)		
f _{SYS}	System and core clock	—	48	MHz
f _{BUS}	Bus clock	_	48	MHz

Table continues on the next page...

Symbol	Description	Min.	Max.	Unit
f _{FLASH}	Flash clock		24	MHz
	Normal run mode (S32K14x series)	3	1	
f _{SYS}	System and core clock	_	80	MHz
f _{BUS}	Bus clock	_	40 ⁴	MHz
f _{FLASH}	Flash clock	_	26.67	MHz
	VLPR mode ⁵			
f _{SYS}	System and core clock		4	MHz
f _{BUS}	Bus clock		4	MHz
f _{FLASH}	Flash clock	_	1	MHz
f _{ERCLK}	External reference clock		16	MHz

1. Refer to the section Feature comparison for the availability of modes and other specifications.

- 2. Only available on some devices. See section Feature comparison.
- 3. With SPLL as system clock source.
- 4. 48 MHz when f_{SYS} is 48 MHz

5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

6 Peripheral operating requirements and behaviors

6.1 System modules

There are no electrical specifications necessary for the device's system modules.

6.2 Clock interface modules

6.2.1 External System Oscillator electrical specifications

	Table 18.	External S	ystem Osc	illator frequ	lency spec	ifications				Clock
Symbol	Description	м	in.	Ту	/p.	Ma	Max.		Notes	ck inte
		S32K14x	S32K11x	S32K14x	S32K11x	S32K14x	S32K11x	1		_
f _{osc_hi}	Oscillator crystal or resonator frequency	2	ł	—		40		MHz		face mo
f _{ec_extal}	Input clock frequency (external clock mode)	_	_	—		50 48		MHz	1	odules
t _{dc_extal}	Input clock duty cycle (external clock mode)	4	8	5	0	5	2	%	1	
t _{cst}	Crystal Start-up Time									
	8 MHz low-gain mode (HGO=0)	-	_	1.	5	_		ms	2	
	8 MHz high-gain mode (HGO=1)	-	_	2.5		—				
	40 MHz low-gain mode (HGO=0)	-	_	2	2	_		1		
	40 MHz high-gain mode (HGO=1)	-	_	2	2	_				

Table 18. External System Oscillator frequency specifications

Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60% Proper PC board layout procedures must be followed to achieve specifications. 1.

2.

6.2.4 Low Power Oscillator (LPO) electrical specifications Table 21. Low Power Oscillator (LPO) electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{LPO}	Internal low power oscillator frequency	113	128	139	kHz
T _{startup}	Startup Time	_	_	20	μs

6.2.5 SPLL electrical specifications

Table 22. SPLL electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{SPLL_REF} ¹	PLL Reference Frequency Range	8	—	16	MHz
F _{SPLL_Input} ²	PLL Input Frequency	8	—	40	MHz
F _{VCO_CLK}	VCO output frequency	180	—	320	MHz
F _{SPLL_CLK}	PLL output frequency	90	—	160	MHz
J _{CYC_SPLL}	PLL Period Jitter (RMS) ³	•	·		
	at F _{VCO_CLK} 180 MHz	_	120	—	ps
	at F _{VCO_CLK} 320 MHz	_	75	—	ps
J _{ACC_SPLL}	PLL accumulated jitter over 1µs (RMS) ³				
	at F _{VCO_CLK} 180 MHz	_	1350	—	ps
	at F _{VCO_CLK} 320 MHz	_	600	—	ps
D _{UNL}	Lock exit frequency tolerance	± 4.47	—	± 5.97	%
T _{SPLL_LOCK}	Lock detector detection time ⁴	—		150 × 10 ⁻⁶ + 1075(1/F _{SPLL_REF})	S

1. F_{SPLL_REF} is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG register of Reference Manual.

 F_{SPLL_Input} is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.

3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary

4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.

6.3 Memory and memory interfaces

6.3.1 Flash memory module (FTFC) electrical specifications

This section describes the electrical characteristics of the flash memory module.

Symbol	Descrip	Description ¹		K142	S3	2K144	S32K146		S32K148			
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
	setting (32-bit write complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	200	550	200	550		
t _{quickwr} Clnup	Quick Write Cleanup execution time		—	(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0	ms	7

Table 23. Flash command timing specifications for S32K14x (continued)

- 1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2× the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

Symbol	Descripti	on ¹	S32	2K116	S	32K118		
			Тур	Max	Тур	Max	Unit	Notes
t _{rd1blk}	Read 1 Block execution	32 KB flash	—	0.36	—	0.36	ms	
	time	64 KB flash	—	—	—	_		
		128 KB flash	—	1.2	—	—		
		256 KB flash	—	—	—	2		
		512 KB flash	_	—	—	_		
t _{rd1sec}	Read 1 Section	2 KB flash		75	—	75	μs	
	execution time	4 KB flash	—	100	—	100		
t _{pgmchk}	Program Check execution time	—	—	100	-	100	μs	
t _{pgm8}	Program Phrase execution time	-	90	225	90	225	μs	
t _{ersblk}	Erase Flash Block	32 KB flash	15	300	15	300	ms	2
	execution time	64 KB flash	—	—	—	_		
		128 KB flash	120	1100	—	—		
		256 KB flash	_	—	250	2125		
		512 KB flash	_	—	—	—		

Table continues on the next page ...

Table 25.	NVM reliability	y s	pecifications	(continued))
-----------	-----------------	-----	---------------	-------------	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	When using FlexMemory feature : Fle	xRAM as E	Emulated EEP	ROM		
t _{nvmretee}	Data retention	5	—	_	years	4
n _{nvmwree16}	Write endurance EEPROM backup to FlexRAM ratio = 16 	100 K	_	_	writes	5, 6, 7
n _{nvmwree256}	 EEPROM backup to FlexRAM ratio = 256 	1.6 M	—	—	writes	

- 1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
- 2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
- 3. Cycling endurance is per DFlash or PFlash Sector.
- 4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
- FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
- 6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
- 7. FlexMemory calculator tool is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The "In Spec" portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.

NXP
Semiconductors

S32K1xx Data Sheet, Rev. 8, 06/2018

FLASH PORT	Sym	Unit						FLA	SH A							FLA	SH B	
					RL	JN ¹					HSR	UN ¹			RUN/HSRUN ²			
QuadSPI Mode					SDR			SE	DR			SDR		DDR ³				
				rnal pling		Intern	al DQS			rnal pling		Interna	al DQS			rnal pling	Extern	al DQS
			N	11		AD oback		ernal oback	N	11	PA Loop			rnal back	N	11	External DC	
			Min	Мах	Min	Max	Min	Max	Min	Мах	Min	Max	Min	Max	Min	Мах	Min	Max
						•	Regis	ster Sett	ings		•	•						•
MCR[DDR_EN]		-	()	(C	(C	()	0)	()	()	-	1
MCR[DQS_EN]		-	()	-	1	-	1	()	1		-	1	()	-	1
MCR[SCLKCFG[0]]		-	-	-	-	1	(C		-	1		()		-		-
MCR[SCLKCFG[1]]		-	-	-	-	1	(C		-	1		()		-		-
MCR[SCLKCFG[2]]		-	-	-		-		-		-	-			-		-	()
MCR[SCLKCFG[3]]		-	-	-		-		-	-	-	-			-	-	-	(C
MCR[SCLKCFG[5]]		-	()	(C	(C	()	0)	()	()	-	1
SMPR[FSPHS]		-	()	-	1	(C	()	1		()	()	()
SMPR[FSDLY]		-	()	()	(C	()	0)	()	()	()
SOCCR			-	-	(C	2	3		-	0)	3	0		-		-
[SOCCFG[7:0]]																		
SOCCR[SOCCFG[15:8]]		-	-			-		-	-		-			-	-		3	0
FLSHCR[TDH]		-	0x	00	0x	00	0x	:00	0x	00	0x(00	0x	00	0x	00	0x	01
Timing Parameters																		
SCK Clock Frequency	f _{SCK}	MHz	-	38	-	64	-	48	-	40	-	80	-	50	-	20	-	20 ⁴
SCK Clock Period	t _{SCK}	ns	1/fSCK	-	1/fSCK	-	1/fSCK	-	1/fSCK	-	1/fSCK	-	1/fSCK	-	50.0	-	50.0 ⁴	-

Table continues on the next page...

Memory and memory interfaces

39




Figure 9. QuadSPI input timing (SDR mode) diagram





Figure 10. QuadSPI output timing (SDR mode) diagram



TIS-Setup Time TIH-Hold Time

Figure 11. QuadSPI input timing (HyperRAM mode) diagram

6.4.1.2 12-bit ADC electrical characteristics

NOTE

- ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.
- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing. See AN5426 for details

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
V _{DDA}	Supply voltage		2.7		3	V	
I _{DDA_ADC}	Supply current per ADC		_	0.6	_	mA	3
SMPLTS	Sample Time		275	_	Refer to the <i>Reference</i> <i>Manual</i>	ns	
TUE ⁴	Total unadjusted error		_	±4	±8	LSB ⁵	6, 7, 8, 9
DNL	Differential non-linearity		—	±1.0	—	LSB ⁵	6, 7, 8, 9
INL	Integral non-linearity		_	±2.0	—	LSB ⁵	6, 7, 8, 9

Table 28. 12-bit ADC characteristics (2.7 V to 3 V) ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$)

- 1. All accuracy numbers assume the ADC is calibrated with V_{REFH}=V_{DDA}=V_{DD}, with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
- 2. Typical values assume V_{DDA} = 3 V, Temp = 25 °C, f_{ADCK} = 40 MHz, R_{AS}=20 Ω , and C_{AS}=10 nF.
- 3. The ADC supply current depends on the ADC conversion rate.
- 4. Represents total static error, which includes offset and full scale error.
- 5. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
- For ADC signals adjacent to V_{DD}/V_{SS} or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
- 8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
- 9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

6.5 Communication modules

6.5.1 LPUART electrical specifications

Refer to General AC specifications for LPUART specifications.

6.5.1.1 Supported baud rate

Baud rate = Baud clock / ((OSR+1) * SBR).

For details, see section: 'Baud rate generation' of the Reference Manual.

6.5.2 LPSPI electrical specifications

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic LPSPI timing modes.

- All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds.
- All measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew setting (DSE = 1).

Table 32. LPSPI electrical specifications1 (continued)

Num	Symbol	Description	Conditions		Run	Mode ²			HSRUM	Node ²			VLPR	Mode		Unit
				5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	1
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
8	t _a	Slave access time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns
9	t _{dis}	Slave MISO (SOUT) disable time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns
10	t _v	Data valid (after SPSCK edge)	Slave	-	30	-	39	-	26	-	36 ¹¹ 31 ¹²	-	92	-	96	ns
		euge	Master	-	12	-	16	-	11	-	15	-	47	-	48	1
			Master Loopback ⁵	-	12	-	16	-	11	-	15	-	47	-	48	
			Master Loopback(slow) ⁶	-	8	-	10	-	7	-	9	-	44	-	44	
11	t _{HO}	Data hold	Slave	4	-	4	-	4	-	4	-	4	-	4	-	ns
		time(outputs)	Master	-15	-	-22	-	-15	-	-23	-	-22	-	-29	-	1
			Master Loopback ⁵	-10	-	-14	-	-10	-	-14	-	-14	-	-19	-	-
			Master Loopback(slow) ⁶	-15	-	-22	-	-15	-	-22	-	-21	-	-27	-	-
12	t _{RI/FI}	Rise/Fall time	Slave	-	1	-	1	-	1	-	1	-	1	-	1	ns
		input	Master	-		-		-		-		-		-		
			Master Loopback ⁵	-		-		-		-		-		-		
			Master Loopback(slow) ⁶	-		-		-		-		-		-		
13	t _{RO/FO}	Rise/Fall time	Slave	-	25	-	25	-	25	-	25	-	25	-	25	ns
		output	Master	-		-]	-		-		-		-]	
			Master Loopback ⁵	-		-		-		-		-		-		

Table continues on the next page...

Communication modules




Figure 21. LPSPI slave mode timing (CPHA = 1)

6.5.3 LPI2C electrical specifications

See General AC specifications for LPI2C specifications.

For supported baud rate see section 'Chip-specific LPI2C information' of the *Reference Manual*.

Communication modules




Figure 23. SAI Timing — Slave modes

6.5.6 Ethernet AC specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

The following table describes the MII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Symbol	Description	Min.	Max.	Unit
_	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK period
MII2	RXCLK pulse width low	35%	65%	RXCLK period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
_	TXCLK frequency	—	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK period
MII6	TXCLK pulse width low	35%	65%	TXCLK period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	25	ns

Table 35. MII signal switching specifications





7 Thermal attributes

7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

7.2 Thermal characteristics

Table 42. Thermal characteristics for the 100 MAPBGA package

Rating	Conditions	Symbol	Values			Unit
			S32K146	S32K144	S32K148	1
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Single layer board (1s)	R_{\thetaJA}	57.2	61.0	52.5	°C/W
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2, 3}	Four layer board (2s2p)	R_{\thetaJA}	32.1	35.6	27.5	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) 1, 2, 3	Single layer board (1s)	$R_{\theta JMA}$	44.1	46.6	39.0	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3}	Two layer board (2s2p)	$R_{\theta JMA}$	27.2	30.9	22.8	°C/W
Thermal resistance, Junction to Board ⁴	—	R _{θJB}	15.3	18.9	11.2	°C/W
Thermal resistance, Junction to Case ⁵	—	R _{θJC}	10.2	14.2	7.5	°C/W
Thermal resistance, Junction to Package Top outside center ⁶	—	Ψյт	0.2	0.4	0.2	°C/W
Thermal resistance, Junction to Package Bottom outside center ⁷	—	Ψјв	12.2	15.9	18.3	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

3. Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

S32K1xx Data

۱ Sheet,

Rev.

<u>,</u>

06/2018

Dimensions

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- T_T = thermocouple temperature on top of the package (°C)
- Ψ_{JT} = thermal characterization parameter (°C/W)
- P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in the package drawings.

To find a package drawing, go to http://www.nxp.com and perform a keyword search for the drawing's document number:

Package option	Document Number		
32-pin QFN	SOT617-3 ¹		
48-pin LQFP	98ASH00962A		
64-pin LQFP	98ASS23234W		
100-pin LQFP	98ASS23308W		
100-pin MAPBGA	98ASA00802D		
144-pin LQFP	98ASS23177W		
176-pin LQFP	98ASS23479W		

1. 5x5 mm package

Rev. No.	Date	Substantial Changes
		 Updated note 'All the limits defined' Updated parameter 'I_{INJPAD_DC_ABS}', 'VIN_DC', I_{INJSUM_DC_ABS}. In Table 2, Updated parameter I_{INJPAD_DC_OP} and I_{INJSUM_DC_OP}. In Table 5, updated TBDs for V_{LVR_HYST}, V_{LVD_HYST}, and V_{LVW_HYST} Added VLPR → VLPS Added VLPR → VLPR Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup In Table 7, updated the specifications for S32K144. Updated specificatins for g_{mXOSC}. In Table 15, removed C_{IN_A}. In Table 17, Updated specifications for g_{mXOSC}. Removed I_{DDOSC} In Table 20, Added parameter ΔF125. Removed I_{DDFIRC} In Table 21, removed L_{IPO} Updated TBDs for I_{DDA_ADC} and TUE in Table 28 Updated TBDs for I_{DDA_ADC} and TUE in Table 29 In section: 12-bit ADC operating conditions, updated TBDs for I_{DDA_ADC} and TUE in Table 27. In section: 12-bit ADC operating conditions, updated Table 27. In section: 12-bit ADC operating conditions, added note 'For comparator IN signals adjacent'
5	06 Dec 2017	 Removed S32K148 from 'Caution' Updated figure: S32K1xx product series comparison for 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote) Added support for LIN protocol version 2.2 A In Absolute maximum ratings : Added note 'Unless otherwise ' Added parameter 'Added note 'T_{ramp_MCU}' Updated footnote for 'T_{ramp}' In Voltage and current operating requirements : Added footnote 'V_{DD} and V_{DDA} must be shorted ' against parameter 'V_{DD}-V_{DDA}' Updated footnote 'V_{DD} and V_{DDA} must be shorted' In Power and ground pins Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams. Updated footnote 'V_{DD} and V_{DDA} must be shorted'

Table 43. Revision History (continued)

Table continues on the next page ...