E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	89
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142uat0vllt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3 Ordering information

3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx_Orderable_Part_Number_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

4 General

4.1 Absolute maximum ratings

NOTE

- Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in the following table for specific conditions.
- Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.
- All the limits defined in the datasheet specification must be honored together and any violation to any one or more will not guarantee desired operation.
- Unless otherwise specified, all maximum and minimum values in the datasheet are across process, voltage, and temperature.

Symbol	Parameter	Conditions ¹	Min	Max	Unit
V _{DD} ²	2.7 V - 5. 5V input supply voltage	—	-0.3	5.8 ³	V
V _{REFH}	3.3 V / 5.0 V ADC high reference voltage		-0.3	5.8 ³	V
I _{INJPAD_DC_ABS} 4	Continuous DC input current (positive / negative) that can be injected into an I/O pin	_	-3	+3	mA
V _{IN_DC}	Continuous DC Voltage on any I/O pin with respect to $\rm V_{SS}$		-0.8	5.8 ⁵	V
INJSUM_DC_ABS	Sum of absolute value of injected currents on all the pins (Continuous DC limit)	—	—	30	mA
T _{ramp} ⁶	ECU supply ramp rate	—	0.5 V/min	500 V/ms	—
T _{ramp_MCU} ⁷	MCU supply ramp rate		0.5 V/min	100 V/ms	—
T _A ⁸	Ambient temperature	—	-40	125	°C
T _{STG}	Storage temperature	—	-55	165	°C
V _{IN_TRANSIENT}	Transient overshoot voltage allowed on I/O pin beyond $V_{IN_DC\ limit}$			6.8 ⁹	V

Table 1. Absolute maximum ratings

1. All voltages are referred to V_{SS} unless otherwise specified.

- As V_{DD} varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- 3. 60 s lifetime No restrictions i.e. The part can switch.

10 hours lifetime - Device in reset i.e. The part cannot switch.

Table 4. Supplies decoupling capacitors 1, 2

Symbol	Description	Min. ³	Тур.	Max.	Unit
C _{REF} ^{, 4} , ⁵	ADC reference high decoupling capacitance	70	100		nF
C _{DEC} ⁵ , ⁶ , ⁷	Recommended decoupling capacitance	70	100		nF

V_{DD} and V_{DDA} must be shorted to a common source on PCB. The differential voltage between V_{DD} and V_{DDA} is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All V_{SS} pins should be connected to common ground at the PCB level.

2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).

3. Minimum recommendation is after considering component aging and tolerance.

4. For improved performance, it is recommended to use 10 µF, 0.1 µF and 1 nF capacitors in parallel.

5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.

6. Contact your local Field Applications Engineer for details on best analog routing practices.

7. The filtering used for decoupling the device supplies must comply with the following best practices rules:

• The protection/decoupling capacitors must be on the path of the trace connected to that component.

• No trace exceeding 1 mm from the protection to the trace or to the ground.

• The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).

• The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{LVW}	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V _{LVW_HYST}	LVW hysteresis	—	75	—	mV	1
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	

Table 5. V_{DD} supply LVR, LVD and POR operating requirements (continued)

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - $BUS_CLK = 48 MHz$
 - FLASH_CLK = 24 MHz
- HSRUN Mode:
 - Clock source: SPLL
 - SYS_CLK/CORE_CLK = 112 MHz
 - BUS_CLK = 56 MHz
 - FLASH_CLK = 28 MHz
- VLPR Mode:
 - Clock source: SIRC
 - SYS_CLK/CORE_CLK = 4 MHz
 - $BUS_CLK = 4 MHz$
 - FLASH_CLK = 1 MHz
- STOP1/STOP2 Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - $BUS_CLK = 48 MHz$
 - FLASH_CLK = 24 MHz
- VLPS Mode: All clock sources disabled ¹

Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	_	μs

Table continues on the next page...

- 1. For S32K11x FIRC/SOSC
 - For S32K14x FIRC/SOSC/SPLL

S32K1xx Data Sheet, Rev. 8, 06/2018

The following table shows the power consumption targets for S32K148 in various mode of operations measure at 3.3 V.

Chip/Device	Ambient		RUN@80	MHz (mA)	HSRUN@112 MHz (mA) ¹		
	Temperature (°C)		Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI	Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI	
S32K148	25	Тур	67.3	79.1	89.8	105.5	
	85	Тур	67.4	79.2	95.6	105.9	
		Max	82.5	88.2	109.7	117.4	
	105	Тур	68.0	79.8	96.6	106.7	
		Max	80.3	89.1	109.0	119.0	
	125	Max	83.5	94.7	N	İA	

Table 9.Power consumption at 3.3 V

1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	- 4000	4000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model				2
	All pins except the corner pins	- 500	500	V	
	Corner pins only	- 750	750	V	
I _{LAT}	Latch-up current at ambient temperature of 125 °C	- 100	100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

	Table 18.	External S	ystem Osc	illator frequ	lency spec	ifications				Clock
Symbol	Description	м	in.	Тур.		Max.		Unit	Notes	ck inte
		S32K14x	S32K11x	S32K14x	S32K11x	S32K14x	S32K11x	1		_
f _{osc_hi}	Oscillator crystal or resonator frequency	4				40		MHz		face mo
f _{ec_extal}	Input clock frequency (external clock mode)	_			50	48	MHz	1	odules	
t _{dc_extal}	Input clock duty cycle (external clock mode)	4	8	50		52		%	1	
t _{cst}	Crystal Start-up Time									
	8 MHz low-gain mode (HGO=0)	-	_	1.	5	-	_	ms	2	
	8 MHz high-gain mode (HGO=1)	-	- 2.5		-	_				
	40 MHz low-gain mode (HGO=0)	-	_	2	2	-	_	1		
	40 MHz high-gain mode (HGO=1)	-	_	2	2 —					

Table 18. External System Oscillator frequency specifications

Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60% Proper PC board layout procedures must be followed to achieve specifications. 1.

2.

Symbol	Description ¹		S32	K142	S3	2K144	S32	K146	S32	K148		
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
	setting (32-bit write complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	200	550	200	550		
t _{quickwr} Clnup	Quick Write Cleanup execution time		—	(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0	ms	7

Table 23. Flash command timing specifications for S32K14x (continued)

- 1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2× the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

Symbol	Descripti	on ¹	S32	2K116	S	32K118		
			Тур	Max	Тур	Max	Unit	Notes
t _{rd1blk}	Read 1 Block execution	32 KB flash	—	0.36	—	0.36	ms	
	time	64 KB flash	—	—	—	_		
		128 KB flash	—	1.2	—	—		
		256 KB flash	—	—	—	2		
		512 KB flash	_	—	—	_		
t _{rd1sec}	Read 1 Section	2 KB flash		75	—	75	μs	
	execution time	4 KB flash	—	100	—	100		
t _{pgmchk}	Program Check execution time	—	—	100	-	100	μs	
t _{pgm8}	Program Phrase execution time	-	90	225	90	225	μs	
t _{ersblk}	Erase Flash Block	32 KB flash	15	300	15	300	ms	2
	execution time	64 KB flash	—	—	—	_		
		128 KB flash	120	1100	—	—		
		256 KB flash	_	—	250	2125		
		512 KB flash	_	—	—	—		

Table continues on the next page ...

Symbol	Description	Description ¹			s	32K118		
			Тур	Max	Тур	Max	Unit	Notes
t _{eewr32b}	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	μs	3 [,] 4
		48 KB EEPROM backup	-	—	—	—		
		64 KB EEPROM backup	-	—	—	—		
t _{quickwr}	32-bit Quick Write	1st 32-bit write	200	550	200	550	μs	4.2.6
e f t s c	execution time: Time from CCIF clearing (start the write) until CCIF setting (32-bit write	2nd through Next to Last (Nth-1) 32-bit write	150	550	150	550		
	complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550		
t _{quickwrClnup}	Quick Write Cleanup execution time	_		(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	ms	7

Table 24. Flash command timing specifications for S32K11x (continued)

- 1. All command times assume 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

6.3.1.2 Reliability specifications

Table 25. NVM reliability specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes		
When using as Program and Data Flash								
t _{nvmretp1k}	Data retention after up to 1 K cycles	20		_	years	1		
n _{nvmcycp}	Cycling endurance	1 K	_	_	cycles	2, 3		

Table continues on the next page...

S32K1xx Data Sheet, Rev. 8, 06/2018

Table 25.	NVM reliability	y s	pecifications	(continued))
-----------	-----------------	-----	---------------	-------------	---


Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	When using FlexMemory feature : Fle	xRAM as E	Emulated EEP	ROM		
t _{nvmretee}	Data retention	5	—	_	years	4
n _{nvmwree16}	Write endurance EEPROM backup to FlexRAM ratio = 16 	100 K	_	_	writes	5, 6, 7
n _{nvmwree256}	 EEPROM backup to FlexRAM ratio = 256 	1.6 M	—	—	writes	


- 1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
- 2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
- 3. Cycling endurance is per DFlash or PFlash Sector.
- 4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
- FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
- 6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
- 7. FlexMemory calculator tool is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The "In Spec" portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.







6.4 Analog modules

6.4.1 ADC electrical specifications

6.4.1.1 12-bit ADC operating conditions Table 27. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{REFH}	ADC reference voltage high		See Voltage and current operating requirements for values	V _{DDA}	See Voltage and current operating requirements for values	V	2
V _{REFL}	ADC reference voltage low		See Voltage and current operating requirements for values	0	See Voltage and current operating requirements for values	mV	2
V _{ADIN}	Input voltage		V _{REFL}	—	V _{REFH}	V	
R _S	Source impedendance	f _{ADCK} < 4 MHz	—	—	5	kΩ	
R _{SW1}	Channel Selection Switch Impedance		—	0.75	1.2	kΩ	
R _{AD}	Sampling Switch Impedance		—	2	5	kΩ	
C _{P1}	Pin Capacitance		—	10		pF	
C _{P2}	Analog Bus Capacitance		—		4	pF	
Cs	Sampling capacitance		—	4	5	pF	

Table continues on the next page...

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
f ADCK	ADC conversion clock frequency	Normal usage	2	40	50	MHz	3, 4
f _{CONV}	ADC conversion frequency	No ADC hardware averaging. ⁵ Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	6, 7
		ADC hardware averaging set to 32. ⁵ Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	6, 7

Table 27. 12-bit ADC operating conditions (continued)

- 1. Typical values assume $V_{DDA} = 5 V$, Temp = 25 °C, $f_{ADCK} = 40 \text{ MHz}$, $R_{AS}=20 \Omega$, and $C_{AS}=10 \text{ nF}$ unless otherwise stated. Typical values are for reference only, and are not tested in production.
- For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SS}. To get maximum performance, reference supply quality should be better than SAR ADC. See application note AN5032 for details.
- 3. Clock and compare cycle need to be set according to the guidelines mentioned in the Reference Manual .
- 4. ADC conversion will become less reliable above maximum frequency.
- 5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
- 6. Numbers based on the minimum sampling time of 275 ns.
- 7. For guidelines and examples of conversion rate calculation, see the Reference Manual section 'Calibration function'




Figure 13. ADC input impedance equivalency diagram

6.4.2 CMP with 8-bit DAC electrical specifications Table 31. Comparator with 8-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DDHS}	Supply current, High-speed mode ¹				μA
	-40 - 125 ℃	_	230	300	
I _{DDLS}	Supply current, Low-speed mode ¹				μA
	-40 - 105 °C	_	6	11	
	-40 - 125 ℃	-	6	13	
V _{AIN}	Analog input voltage	0	0 - V _{DDA}	V _{DDA}	V
V _{AIO}	Analog input offset voltage, High-speed mode				mV
	-40 - 125 °C	-25	±1	25	
V _{AIO}	Analog input offset voltage, Low-speed mode				mV
	-40 - 125 °C	-40	±4	40	
t _{DHSB}	Propagation delay, High-speed mode ²				ns
	-40 - 105 °C	_	35	200	
	-40 - 125 °C	_	35	300	
t _{DLSB}	Propagation delay, Low-speed mode ²		-		μs
	-40 - 105 °C	_	0.5	2	
	-40 - 125 ℃	_	0.5	3	
t _{DHSS}	Propagation delay, High-speed mode ³				ns
	-40 - 105 °C	_	70	400	
	-40 - 125 ℃	_	70	500	
t _{DLSS}	Propagation delay, Low-speed mode ³				μs
	-40 - 105 °C	_	1	5	
	-40 - 125 ℃	_	1	5	
t _{IDHS}	Initialization delay, High-speed mode ⁴				μs
	-40 - 125 °C		1.5	3	
t _{IDLS}	Initialization delay, Low-speed mode ⁴				μs
	-40 - 125 °C	_	10	30	
V _{HYST0}	Analog comparator hysteresis, Hyst0				mV
	-40 - 125 °C	_	0	_	
V _{HYST1}	Analog comparator hysteresis, Hyst1, High-speed mode		-		mV
	-40 - 125 °C	_	19	66	
	Analog comparator hysteresis, Hyst1, Low-speed mode				
	-40 - 125 °C	_	15	40	
V _{HYST2}	Analog comparator hysteresis, Hyst2, High-speed mode				mV
	-40 - 125 °C	_	34	133	

Table continues on the next page ...

ADC electrical specifications




Figure 16. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 0)




Figure 17. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 1)

Table 36. RMII signal switching specifications
(continued)

Symbol	Description	Min.	Max.	Unit
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	2	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	—	15	ns






Figure 26. RMII receive diagram





The following table describes the MDIO electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.
- MDIO pin must have external Pull-up.

Table 37.	MDIO	timing	specifications
-----------	------	--------	----------------

Symbol	Description	Min.	Max.	Unit
—	MDC Clock Frequency	_	2.5	MHz

Table continues on the next page...


S32K1xx Data Sheet, Rev. 8, 06/2018

Symbol	Description		Run	Mode			HSRU	N Mode			VLPR	Mode		Uni
		5.0	V IO	3.3	V 10	5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	1
		Min.	Max.	1										
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz
S2	SWD_CLK cycle period	1/S1	-	ns										
S3	SWD_CLK clock pulse width	S2/2 - 5	S2/2 + 5	ns										
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns

Table 38. SWD electrical specifications

	Symbol	Description	F	RUN Mode	9	HSRU	N Mode	VLPR Mode	Unit
	f _{TRACE}	Max Trace frequency	80	48	40	74.667	80	4	MHz
ads	t _{DVO}	Data Output Valid	4	4	4	4	4	20	ns
Trace on fast pads	t _{DIV}	Data Output Invalid	-2	-2	-2	-2	-2	-10	ns
	f _{TRACE}	Max Trace frequency	22.86	24	20	22.4	22.86	4	MHz
ads	t _{DVO}	Data Output Valid	8	8	8	8	8	20	ns
Trace on slow pads	t _{DIV}	Data Output Invalid	-4	-4	-4	-4	-4	-10	ns

 Table 39.
 Trace specifications (continued)





6.6.3 JTAG electrical specifications

66

Table 40. JTAG electrical specifications

Symbol	Description		Rur	n Mode			HSRU	N Mode			VLPR	Mode		Unit
		5.	0 V IO	3.3	V IO	5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	
		Min.	Max.											
JI	TCLK frequency of operation	•	•	•	•				•	•	•	-	•	MHz
	Boundary Scan	-	20	-	20	-	20	-	20	-	10	-	10	1
	JTAG	-	20	-	20	-	20	-	20	-	10	-	10	1
J2	TCLK cycle period	1/JI	-	ns										
JЗ	TCLK clock pulse width			·	•	•			•			1	·	ns
	Boundary Scan	5	5	2	5	5	5	5	5	5	5	5	5	1
	JTAG	J2/2 -	J2/2 +											
J4	TCLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
J5	Boundary scan input data setup time to TCLK rise	5	-	5	-	5	-	5	-	15	-	15	-	ns
J6	Boundary scan input data hold time after TCLK rise	5	-	5	-	5	-	5	-	8	-	8	-	ns
J7	TCLK low to boundary scan output data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns
J8	TCLK low to boundary scan output data invalid	0	-	0	-	0	-	0	-	0	-	0	-	
J9	TCLK low to boundary scan output high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns
J10	TMS, TDI input data setup time to TCLK rise	3	-	3	-	3	-	3	-	15	-	15	-	ns
J11	TMS, TDI input data hold time after TCLK rise	2	-	2	-	2	-	2	-	8	-	8	-	ns
J12	TCLK low to TDO data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns
J13	TCLK low to TDO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns
J14	TCLK low to TDO high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns

Debug modules

Rev. No.	Date	Substantial Changes
		 Updated values for V_{REFH} and V_{REFL} to add refernce to the section "voltage and current operating requirments" for Min and Max valaues Updated footnote to Typ. Removed footnote from RAS Analog source resistance Updated figure: ADC input impedance equivalency diagram In table: 12-bit ADC characteristics (2.7 V to 3 V) (V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V)(V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V)(V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: Comparator with 8-bit DAC electrical specifications Updated Typ. of I_{DDLS} Supply current, Low-speed mode Updated Typ. of I_{DDLS} Propagation delay, Low-speed mode Updated Typ. of I_{DDLS} Propagation delay, High-speed mode Updated Typ. of I_{DDAC} Initialization and switching settling time Updated footnote Updated footnote Updated footnote Updated section: LENE Propagation delay Added section: SAI electrical specifications Added section: Clockout frequency Added section: Trace electrical specifications Updated table: Table 41 : Updated numbers for S32K142 and S32K148 Updated able: Table 42 : Updated numbers for S32K148 Updated Document number for 32-pin QFN in topic Obtaining package dimensions
3	14 March 2017	 In Table 2 Updated min. value of V_{DD_OFF} Added parameter I_{INJSUM_AF} Updated Power mode transition operating behaviors Updated Power consumption Updated footnote to T_{SPLL_LOCK} in SPLL electrical specifications In 12-bit ADC electrical characteristics Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC}, TUE, DNL, and INL Added min. value to SMPLTS Removed footnote 'All the parameters in this table ' Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC} Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC} Removed footnote 'All the parameters in this table '
4	02 June 2017	 In section: Block diagram, added block diagram for S32K11x series. Updated figure: S32K1xx product series comparison. In section: Selecting orderable part number, added reference to attachemen <i>S32K_Part_Numbers.xlsx</i>. In section: Ordering information Updated figure: Ordering information. In Table 1,

Table 43. Revision History (continued)

Table continues on the next page...

Rev. No.	Date	Substantial Changes
		 Updated note 'All the limits defined' Updated parameter 'I_{INJPAD_DC_ABS}', 'VIN_DC', I_{INJSUM_DC_ABS}. In Table 2, Updated parameter I_{INJPAD_DC_OP} and I_{INJSUM_DC_OP}. In Table 5, updated TBDs for V_{LVR_HYST}, V_{LVD_HYST}, and V_{LVW_HYST} Added VLPR → VLPS Added VLPR → VLPR Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup In Table 7, updated the specifications for S32K144. Updated specificatins for g_{mXOSC}. In Table 15, removed C_{IN_A}. In Table 17, Updated specifications for g_{mXOSC}. Removed I_{DDOSC} In Table 20, Added parameter ΔF125. Removed I_{DDFIRC} In Table 21, removed L_{IPO} Updated TBDs for I_{DDA_ADC} and TUE in Table 28 Updated TBDs for I_{DDA_ADC} and TUE in Table 29 In section: 12-bit ADC operating conditions, updated TBDs for I_{DDA_ADC} and TUE in Table 27. In section: 12-bit ADC operating conditions, updated Table 27. In section: 12-bit ADC operating conditions, added note 'For comparator IN signals adjacent'
5	06 Dec 2017	 Removed S32K148 from 'Caution' Updated figure: S32K1xx product series comparison for 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote) Added support for LIN protocol version 2.2 A In Absolute maximum ratings : Added note 'Unless otherwise ' Added parameter 'Added note 'T_{ramp_MCU}' Updated footnote for 'T_{ramp}' In Voltage and current operating requirements : Added footnote 'V_{DD} and V_{DDA} must be shorted ' against parameter 'V_{DD}-V_{DDA}' Updated footnote 'V_{DD} and V_{DDA} must be shorted' In Power and ground pins Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams. Updated footnote 'V_{DD} and V_{DDA} must be shorted'

Table 43. Revision History (continued)

Table continues on the next page ...

Table 43. Revision Histor	y (continued)
---------------------------	---------------

Rev. No.	Date	Substantial Changes
		 Fixed the typo in R_{SW1} In LPSPI electrical specifications : Updated t_{Lead} and t_{Lag} Added footnote in Figure: LPSPI slave mode timing (CPHA = 0) and Figure: LPSPI slave mode timing (CPHA = 1) In Thermal characteristics : Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package Deleted specs for R_{BJC} for 32 QFN package Added 'R_{BJCBottom}'
8	18 June 2018	 In attachement 'S32K1xx Power_Modes _Configuration': Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash. Removed S32K116 from Notes In figure: S32K1xx product series comparison : Added note 'Availability of peripherals depends on the pin availability' Updated 'Ambient Operation Temperature' row Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148 In Ordering information : Updated figure for 'Y: Optional feature' Updated footnote 3 In Power and ground pins : In figure 'Power diagram', updtaed V_{Flash} frequency to 3.3 V In Power mode transition operating behaviors : Updated footnote for 'VLPS Mode: All clock sources disabled' In Power consumption : Added IDDs for S32K116 Added footnote 'Data collected using RAM' to VLPR 'Peripherals enabled use case 1' Updated VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1' Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 µA and 42 µA respectively Added table 'VLPS additional use-case power consumption at typical conditions' In DC electrical specifications at 3.3 V Range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.0 V Range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.V range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.V range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.V range : Updated naming conventions