



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4F  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 112MHz  |
| Connectivity               | CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 89  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 16x12b SAR; D/A1x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142uat0vllt">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142uat0vllt</a> |

## 3 Ordering information

### 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

## 4 General

### 4.1 Absolute maximum ratings

#### NOTE

- Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in the following table for specific conditions.
- Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.
- All the limits defined in the datasheet specification must be honored together and any violation to any one or more will not guarantee desired operation.
- Unless otherwise specified, all maximum and minimum values in the datasheet are across process, voltage, and temperature.

**Table 1. Absolute maximum ratings**

| Symbol                             | Parameter  | Conditions <sup>1</sup> | Min       | Max              | Unit |
|------------------------------------|--|-------------------------|-----------|------------------|------|
| $V_{DD}$ <sup>2</sup>              | 2.7 V - 5.5V input supply voltage  | —                       | -0.3      | 5.8 <sup>3</sup> | V    |
| $V_{REFH}$                         | 3.3 V / 5.0 V ADC high reference voltage   | —                       | -0.3      | 5.8 <sup>3</sup> | V    |
| $I_{INJPAD\_DC\_ABS}$ <sup>4</sup> | Continuous DC input current (positive / negative) that can be injected into an I/O pin | —                       | -3        | +3               | mA   |
| $V_{IN\_DC}$                       | Continuous DC Voltage on any I/O pin with respect to $V_{SS}$                          | —                       | -0.8      | 5.8 <sup>5</sup> | V    |
| $I_{INJSUM\_DC\_ABS}$              | Sum of absolute value of injected currents on all the pins (Continuous DC limit)       | —                       | —         | 30               | mA   |
| $T_{ramp}$ <sup>6</sup>            | ECU supply ramp rate   | —                       | 0.5 V/min | 500 V/ms         | —    |
| $T_{ramp\_MCU}$ <sup>7</sup>       | MCU supply ramp rate   | —                       | 0.5 V/min | 100 V/ms         | —    |
| $T_A$ <sup>8</sup>                 | Ambient temperature  | —                       | -40       | 125              | °C   |
| $T_{STG}$                          | Storage temperature  | —                       | -55       | 165              | °C   |
| $V_{IN\_TRANSIENT}$                | Transient overshoot voltage allowed on I/O pin beyond $V_{IN\_DC}$ limit               | —                       | —         | 6.8 <sup>9</sup> | V    |

1. All voltages are referred to  $V_{SS}$  unless otherwise specified.
2. As  $V_{DD}$  varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. 60 s lifetime – No restrictions i.e. The part can switch.  
10 hours lifetime – Device in reset i.e. The part cannot switch.

**Table 4. Supplies decoupling capacitors 1, 2**

| Symbol                       | Description                               | Min. <sup>3</sup> | Typ. | Max. | Unit |
|------------------------------|---|-------------------|------|------|------|
| $C_{REF}$ <sup>4, 5</sup>    | ADC reference high decoupling capacitance | 70                | 100  | —    | nF   |
| $C_{DEC}$ <sup>5, 6, 7</sup> | Recommended decoupling capacitance        | 70                | 100  | —    | nF   |

1.  $V_{DD}$  and  $V_{DDA}$  must be shorted to a common source on PCB. The differential voltage between  $V_{DD}$  and  $V_{DDA}$  is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All  $V_{SS}$  pins should be connected to common ground at the PCB level.
2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).
3. Minimum recommendation is after considering component aging and tolerance.
4. For improved performance, it is recommended to use 10  $\mu$ F, 0.1  $\mu$ F and 1 nF capacitors in parallel.
5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.
6. Contact your local Field Applications Engineer for details on best analog routing practices.
7. The filtering used for decoupling the device supplies must comply with the following best practices rules:
  - The protection/decoupling capacitors must be on the path of the trace connected to that component.
  - No trace exceeding 1 mm from the protection to the trace or to the ground.
  - The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).
  - The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.

**Table 5.  $V_{DD}$  supply LVR, LVD and POR operating requirements (continued)**

| Symbol          | Description                           | Min. | Typ.  | Max. | Unit | Notes |
|-----------------|---------------------------------------|------|-------|------|------|-------|
| $V_{LVW}$       | Falling low-voltage warning threshold | 4.19 | 4.305 | 4.5  | V    |       |
| $V_{LVW\_HYST}$ | LVW hysteresis                        | —    | 75    | —    | mV   | 1     |
| $V_{BG}$        | Bandgap voltage reference             | 0.97 | 1.00  | 1.03 | V    |       |

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

## 4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
  - Clock source: FIRC
  - SYS\_CLK/CORE\_CLK = 48 MHz
  - BUS\_CLK = 48 MHz
  - FLASH\_CLK = 24 MHz
- HSRUN Mode:
  - Clock source: SPL
  - SYS\_CLK/CORE\_CLK = 112 MHz
  - BUS\_CLK = 56 MHz
  - FLASH\_CLK = 28 MHz
- VLPR Mode:
  - Clock source: SIRC
  - SYS\_CLK/CORE\_CLK = 4 MHz
  - BUS\_CLK = 4 MHz
  - FLASH\_CLK = 1 MHz
- STOP1/STOP2 Mode:
  - Clock source: FIRC
  - SYS\_CLK/CORE\_CLK = 48 MHz
  - BUS\_CLK = 48 MHz
  - FLASH\_CLK = 24 MHz
- VLPS Mode: All clock sources disabled <sup>1</sup>

**Table 6. Power mode transition operating behaviors**

| Symbol    | Description   | Min. | Typ. | Max. | Unit    |
|-----------|---|------|------|------|---------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip. | —    | 325  | —    | $\mu$ s |

Table continues on the next page...

1. 

- For S32K11x – FIRC/SOSC
- For S32K14x – FIRC/SOSC/SPLL

The following table shows the power consumption targets for S32K148 in various mode of operations measure at 3.3 V.

**Table 9. Power consumption at 3.3 V**

| Chip/Device | Ambient Temperature (°C) |     | RUN@80 MHz (mA)            |                                  | HSRUN@112 MHz (mA) <sup>1</sup> |                                  |
|-------------|--------------------------|-----|----------------------------|----------------------------------|---------------------------------|----------------------------------|
|             |                          |     | Peripherals enabled + QSPI | Peripherals enabled + ENET + SAI | Peripherals enabled + QSPI      | Peripherals enabled + ENET + SAI |
| S32K148     | 25                       | Typ | 67.3                       | 79.1                             | 89.8                            | 105.5                            |
|             | 85                       | Typ | 67.4                       | 79.2                             | 95.6                            | 105.9                            |
|             |                          | Max | 82.5                       | 88.2                             | 109.7                           | 117.4                            |
|             | 105                      | Typ | 68.0                       | 79.8                             | 96.6                            | 106.7                            |
|             |                          | Max | 80.3                       | 89.1                             | 109.0                           | 119.0                            |
|             | 125                      | Max | 83.5                       | 94.7                             | NA                              |                                  |

1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

## 4.8 ESD handling ratings

| Symbol           | Description   | Min.   | Max. | Unit | Notes |
|------------------|---|--------|------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | – 4000 | 4000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model |        |      |      | 2     |
|                  | All pins except the corner pins                       | – 500  | 500  | V    |       |
|                  | Corner pins only                                      | – 750  | 750  | V    |       |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 125 °C     | – 100  | 100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

**Table 18. External System Oscillator frequency specifications**

| Symbol                | Description                                  | Min.    |         | Typ.    |         | Max.    |         | Unit | Notes |
|-----------------------|--|---------|---------|---------|---------|---------|---------|------|-------|
|                       |  | S32K14x | S32K11x | S32K14x | S32K11x | S32K14x | S32K11x |      |       |
| f <sub>osc_hi</sub>   | Oscillator crystal or resonator frequency    | 4       |         | —       |         | 40      |         | MHz  |       |
| f <sub>ec_extal</sub> | Input clock frequency (external clock mode)  | —       |         | —       |         | 50      | 48      | MHz  | 1     |
| t <sub>dc_extal</sub> | Input clock duty cycle (external clock mode) | 48      |         | 50      |         | 52      |         | %    | 1     |
| t <sub>cst</sub>      | Crystal Start-up Time                        |         |         |         |         |         |         |      |       |
|                       | 8 MHz low-gain mode (HGO=0)                  | —       |         | 1.5     |         | —       |         | ms   | 2     |
|                       | 8 MHz high-gain mode (HGO=1)                 | —       |         | 2.5     |         | —       |         |      |       |
|                       | 40 MHz low-gain mode (HGO=0)                 | —       |         | 2       |         | —       |         |      |       |
|                       | 40 MHz high-gain mode (HGO=1)                | —       |         | 2       |         | —       |         |      |       |

1. Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60%
2. Proper PC board layout procedures must be followed to achieve specifications.

**Table 23. Flash command timing specifications for S32K14x (continued)**

| Symbol                    | Description <sup>1</sup>                                     |  | S32K142 |                           | S32K144 |                           | S32K146 |                           | S32K148 |                           | Unit Notes |   |
|---------------------------|--|--|---------|---------------------------|---------|---------------------------|---------|---------------------------|---------|---------------------------|------------|---|
|                           |  |  | Typ     | Max                       | Typ     | Max                       | Typ     | Max                       | Typ     | Max                       |            |   |
|                           | setting (32-bit write complete, ready for next 32-bit write) | Last (Nth) 32-bit write (time for write only, not cleanup) | 200     | 550                       | 200     | 550                       | 200     | 550                       | 200     | 550                       |            |   |
| $t_{\text{quickwrClnup}}$ | Quick Write Cleanup execution time                           | —  | —       | (# of Quick Writes) * 2.0 | —       | (# of Quick Writes) * 2.0 | —       | (# of Quick Writes) * 2.0 | —       | (# of Quick Writes) * 2.0 | ms         | 7 |

1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550  $\mu$ s, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

**Table 24. Flash command timing specifications for S32K11x**

| Symbol              | Description <sup>1</sup>         |              | S32K116 |      | S32K118 |      | Unit Notes |   |
|---------------------|----------------------------------|--------------|---------|------|---------|------|------------|---|
|                     |                                  |              | Typ     | Max  | Typ     | Max  |            |   |
| $t_{\text{rd1blk}}$ | Read 1 Block execution time      | 32 KB flash  | —       | 0.36 | —       | 0.36 | ms         |   |
|                     |                                  | 64 KB flash  | —       | —    | —       | —    |            |   |
|                     |                                  | 128 KB flash | —       | 1.2  | —       | —    |            |   |
|                     |                                  | 256 KB flash | —       | —    | —       | 2    |            |   |
|                     |                                  | 512 KB flash | —       | —    | —       | —    |            |   |
| $t_{\text{rd1sec}}$ | Read 1 Section execution time    | 2 KB flash   | —       | 75   | —       | 75   | $\mu$ s    |   |
|                     |                                  | 4 KB flash   | —       | 100  | —       | 100  |            |   |
| $t_{\text{pgmchk}}$ | Program Check execution time     | —            | —       | 100  | —       | 100  | $\mu$ s    |   |
| $t_{\text{pgm8}}$   | Program Phrase execution time    | —            | 90      | 225  | 90      | 225  | $\mu$ s    |   |
| $t_{\text{ersblk}}$ | Erase Flash Block execution time | 32 KB flash  | 15      | 300  | 15      | 300  | ms         | 2 |
|                     |                                  | 64 KB flash  | —       | —    | —       | —    |            |   |
|                     |                                  | 128 KB flash | 120     | 1100 | —       | —    |            |   |
|                     |                                  | 256 KB flash | —       | —    | 250     | 2125 |            |   |
|                     |                                  | 512 KB flash | —       | —    | —       | —    |            |   |

Table continues on the next page...



**Table 24. Flash command timing specifications for S32K11x (continued)**

| Symbol                    | Description <sup>1</sup>   |  | S32K116 |                            | S32K118 |                            | Unit |  | Notes |
|---------------------------|--|--|---------|----------------------------|---------|----------------------------|------|--|-------|
|                           |  |  | Typ     | Max                        | Typ     | Max                        |      |  |       |
| t <sub>eewr32b</sub>      | 32-bit write to FlexRAM execution time   | 32 KB EEPROM backup  | 630     | 2000                       | 630     | 2000                       | μs   |  | 3·4   |
|                           |  | 48 KB EEPROM backup  | —       | —                          | —       | —                          |      |  |       |
|                           |  | 64 KB EEPROM backup  | —       | —                          | —       | —                          |      |  |       |
| t <sub>quickwr</sub>      | 32-bit Quick Write execution time: Time from CCIF clearing (start the write) until CCIF setting (32-bit write complete, ready for next 32-bit write) | 1st 32-bit write   | 200     | 550                        | 200     | 550                        | μs   |  | 4·5·6 |
|                           |  | 2nd through Next to Last (Nth-1) 32-bit write              | 150     | 550                        | 150     | 550                        |      |  |       |
|                           |  | Last (Nth) 32-bit write (time for write only, not cleanup) | 200     | 550                        | 200     | 550                        |      |  |       |
| t <sub>quickwrClnup</sub> | Quick Write Cleanup execution time   | —  | —       | (# of Quick Writes ) * 2.0 | —       | (# of Quick Writes ) * 2.0 | ms   |  | 7     |

1. All command times assume 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 μs, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

### NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

## 6.3.1.2 Reliability specifications

**Table 25. NVM reliability specifications**

| Symbol                               | Description                           | Min. | Typ. | Max. | Unit   | Notes |
|--------------------------------------|---------------------------------------|------|------|------|--------|-------|
| When using as Program and Data Flash |                                       |      |      |      |        |       |
| t <sub>nvmretp1k</sub>               | Data retention after up to 1 K cycles | 20   | —    | —    | years  | 1     |
| Π <sub>nvmcyep</sub>                 | Cycling endurance                     | 1 K  | —    | —    | cycles | 2, 3  |

Table continues on the next page...

**Table 25. NVM reliability specifications (continued)**

| Symbol   | Description   | Min.  | Typ. | Max. | Unit   | Notes   |
|--|---|-------|------|------|--------|---------|
| When using FlexMemory feature : FlexRAM as Emulated EEPROM |   |       |      |      |        |         |
| $t_{\text{nvmretee}}$                                      | Data retention  | 5     | —    | —    | years  | 4       |
| $n_{\text{nvmwree16}}$                                     | Write endurance   | 100 K | —    | —    | writes | 5, 6, 7 |
| $n_{\text{nvmwree256}}$                                    | • EEPROM backup to FlexRAM ratio = 16<br>• EEPROM backup to FlexRAM ratio = 256 | 1.6 M | —    | —    | writes |         |

1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
3. Cycling endurance is per DFlash or PFlash Sector.
4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
5. FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
7. [FlexMemory calculator tool](#) is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The “In Spec” portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

### 6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.




Figure 12. QuadSPI output timing (HyperRAM mode) diagram

## 6.4 Analog modules

### 6.4.1 ADC electrical specifications

#### 6.4.1.1 12-bit ADC operating conditions

Table 27. 12-bit ADC operating conditions


| Symbol     | Description                        | Conditions                 | Min.  | Typ. <sup>1</sup> | Max.  | Unit       | Notes |
|------------|------------------------------------|----------------------------|---|-------------------|---|------------|-------|
| $V_{REFH}$ | ADC reference voltage high         |                            | See <a href="#">Voltage and current operating requirements</a> for values | $V_{DDA}$         | See <a href="#">Voltage and current operating requirements</a> for values | V          | 2     |
| $V_{REFL}$ | ADC reference voltage low          |                            | See <a href="#">Voltage and current operating requirements</a> for values | 0                 | See <a href="#">Voltage and current operating requirements</a> for values | mV         | 2     |
| $V_{ADIN}$ | Input voltage                      |                            | $V_{REFL}$  | —                 | $V_{REFH}$  | V          |       |
| $R_S$      | Source impedandance                | $f_{ADCK} < 4 \text{ MHz}$ | —   | —                 | 5   | k $\Omega$ |       |
| $R_{SW1}$  | Channel Selection Switch Impedance |                            | —   | 0.75              | 1.2   | k $\Omega$ |       |
| $R_{AD}$   | Sampling Switch Impedance          |                            | —   | 2                 | 5   | k $\Omega$ |       |
| $C_{P1}$   | Pin Capacitance                    |                            | —   | 10                | —   | pF         |       |
| $C_{P2}$   | Analog Bus Capacitance             |                            | —   | —                 | 4   | pF         |       |
| $C_S$      | Sampling capacitance               |                            | —   | 4                 | 5   | pF         |       |

Table continues on the next page...

**Table 27. 12-bit ADC operating conditions (continued)**

| Symbol            | Description                    | Conditions  | Min. | Typ. <sup>1</sup> | Max.  | Unit | Notes |
|-------------------|--------------------------------|---|------|-------------------|-------|------|-------|
| $f_{\text{ADCK}}$ | ADC conversion clock frequency | Normal usage  | 2    | 40                | 50    | MHz  | 3, 4  |
| $f_{\text{CONV}}$ | ADC conversion frequency       | No ADC hardware averaging. <sup>5</sup> Continuous conversions enabled, subsequent conversion time        | 46.4 | 928               | 1160  | Ksps | 6, 7  |
|                   |                                | ADC hardware averaging set to 32. <sup>5</sup> Continuous conversions enabled, subsequent conversion time | 1.45 | 29                | 36.25 | Ksps | 6, 7  |

1. Typical values assume  $V_{\text{DDA}} = 5 \text{ V}$ ,  $\text{Temp} = 25 \text{ }^{\circ}\text{C}$ ,  $f_{\text{ADCK}} = 40 \text{ MHz}$ ,  $R_{\text{AS}} = 20 \text{ } \Omega$ , and  $C_{\text{AS}} = 10 \text{ nF}$  unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. For packages without dedicated  $V_{\text{REFH}}$  and  $V_{\text{REFL}}$  pins,  $V_{\text{REFH}}$  is internally tied to  $V_{\text{DDA}}$ , and  $V_{\text{REFL}}$  is internally tied to  $V_{\text{SS}}$ . To get maximum performance, reference supply quality should be better than SAR ADC. See application note [AN5032](#) for details.
3. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
4. ADC conversion will become less reliable above maximum frequency.
5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
6. Numbers based on the minimum sampling time of 275 ns.
7. For guidelines and examples of conversion rate calculation, see the *Reference Manual* section 'Calibration function'



**Figure 13. ADC input impedance equivalency diagram**

## 6.4.2 CMP with 8-bit DAC electrical specifications

**Table 31. Comparator with 8-bit DAC electrical specifications**

| Symbol             | Description  | Min. | Typ.                 | Max.             | Unit |
|--------------------|--|------|----------------------|------------------|------|
| I <sub>DDHS</sub>  | Supply current, High-speed mode <sup>1</sup>         |      |                      |                  | μA   |
|                    | -40 - 125 °C   | —    | 230                  | 300              |      |
| I <sub>DDL</sub>   | Supply current, Low-speed mode <sup>1</sup>          |      |                      |                  | μA   |
|                    | -40 - 105 °C   | —    | 6                    | 11               |      |
|                    | -40 - 125 °C   |      | 6                    | 13               |      |
| V <sub>AIN</sub>   | Analog input voltage                                 | 0    | 0 - V <sub>DDA</sub> | V <sub>DDA</sub> | V    |
| V <sub>AIO</sub>   | Analog input offset voltage, High-speed mode         |      |                      |                  | mV   |
|                    | -40 - 125 °C   | -25  | ±1                   | 25               |      |
| V <sub>AIO</sub>   | Analog input offset voltage, Low-speed mode          |      |                      |                  | mV   |
|                    | -40 - 125 °C   | -40  | ±4                   | 40               |      |
| t <sub>DHSB</sub>  | Propagation delay, High-speed mode <sup>2</sup>      |      |                      |                  | ns   |
|                    | -40 - 105 °C   | —    | 35                   | 200              |      |
|                    | -40 - 125 °C   |      | 35                   | 300              |      |
| t <sub>DL</sub>    | Propagation delay, Low-speed mode <sup>2</sup>       |      |                      |                  | μs   |
|                    | -40 - 105 °C   | —    | 0.5                  | 2                |      |
|                    | -40 - 125 °C   | —    | 0.5                  | 3                |      |
| t <sub>DH</sub>    | Propagation delay, High-speed mode <sup>3</sup>      |      |                      |                  | ns   |
|                    | -40 - 105 °C   | —    | 70                   | 400              |      |
|                    | -40 - 125 °C   | —    | 70                   | 500              |      |
| t <sub>DL</sub>    | Propagation delay, Low-speed mode <sup>3</sup>       |      |                      |                  | μs   |
|                    | -40 - 105 °C   | —    | 1                    | 5                |      |
|                    | -40 - 125 °C   | —    | 1                    | 5                |      |
| t <sub>IDH</sub>   | Initialization delay, High-speed mode <sup>4</sup>   |      |                      |                  | μs   |
|                    | -40 - 125 °C   | —    | 1.5                  | 3                |      |
| t <sub>ID</sub>    | Initialization delay, Low-speed mode <sup>4</sup>    |      |                      |                  | μs   |
|                    | -40 - 125 °C   | —    | 10                   | 30               |      |
| V <sub>HYST0</sub> | Analog comparator hysteresis, Hyst0                  |      |                      |                  | mV   |
|                    | -40 - 125 °C   | —    | 0                    | —                |      |
| V <sub>HYST1</sub> | Analog comparator hysteresis, Hyst1, High-speed mode |      |                      |                  | mV   |
|                    | -40 - 125 °C   | —    | 19                   | 66               |      |
|                    | Analog comparator hysteresis, Hyst1, Low-speed mode  |      |                      |                  |      |
|                    | -40 - 125 °C   | —    | 15                   | 40               |      |
| V <sub>HYST2</sub> | Analog comparator hysteresis, Hyst2, High-speed mode |      |                      |                  | mV   |
|                    | -40 - 125 °C   | —    | 34                   | 133              |      |

Table continues on the next page...




Figure 16. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 0)






Figure 17. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 1)

**Table 36. RMI signal switching specifications  
(continued)**

| Symbol | Description                        | Min. | Max. | Unit |
|--------|------------------------------------|------|------|------|
| RMII7  | RMII_CLK to TXD[1:0], TXEN invalid | 2    | —    | ns   |
| RMII8  | RMII_CLK to TXD[1:0], TXEN valid   | —    | 15   | ns   |

**Figure 26. RMI receive diagram****Figure 27. RMI transmit diagram**

The following table describes the MDIO electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- MDIO pin must have external Pull-up.

**Table 37. MDIO timing specifications**

| Symbol | Description         | Min. | Max. | Unit |
|--------|---------------------|------|------|------|
| —      | MDC Clock Frequency | —    | 2.5  | MHz  |

Table continues on the next page...


Table 38. SWD electrical specifications

| Symbol | Description                                     | Run Mode |          |          |          | HSRUN Mode |          |          |          | VLPR Mode |          |          |          | Unit |
|--------|---|----------|----------|----------|----------|------------|----------|----------|----------|-----------|----------|----------|----------|------|
|        |   | 5.0 V IO |          | 3.3 V IO |          | 5.0 V IO   |          | 3.3 V IO |          | 5.0 V IO  |          | 3.3 V IO |          |      |
|        |   | Min.     | Max.     | Min.     | Max.     | Min.       | Max.     | Min.     | Max.     | Min.      | Max.     | Min.     | Max.     |      |
| S1     | SWD_CLK frequency of operation                  | -        | 25       | -        | 25       | -          | 25       | -        | 25       | -         | 10       | -        | 10       | MHz  |
| S2     | SWD_CLK cycle period                            | 1/S1     | -        | 1/S1     | -        | 1/S1       | -        | 1/S1     | -        | 1/S1      | -        | 1/S1     | -        | ns   |
| S3     | SWD_CLK clock pulse width                       | S2/2 - 5 | S2/2 + 5 | S2/2 - 5 | S2/2 + 5 | S2/2 - 5   | S2/2 + 5 | S2/2 - 5 | S2/2 + 5 | S2/2 - 5  | S2/2 + 5 | S2/2 - 5 | S2/2 + 5 | ns   |
| S4     | SWD_CLK rise and fall times                     | -        | 1        | -        | 1        | -          | 1        | -        | 1        | -         | 1        | -        | 1        | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise   | 4        | -        | 4        | -        | 4          | -        | 4        | -        | 16        | -        | 16       | -        | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise | 3        | -        | 3        | -        | 3          | -        | 3        | -        | 10        | -        | 10       | -        | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid              | -        | 28       | -        | 38       | -          | 28       | -        | 38       | -         | 70       | -        | 77       | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                  | -        | 28       | -        | 38       | -          | 28       | -        | 38       | -         | 70       | -        | 77       | ns   |
| S13    | SWD_CLK high to SWD_DIO data invalid            | 0        | -        | 0        | -        | 0          | -        | 0        | -        | 0         | -        | 0        | -        | ns   |



**Table 39. Trace specifications (continued)**

|                    | Symbol             | Description         | RUN Mode |    |    | HSRUN Mode |       | VLPR Mode | Unit |
|--------------------|--------------------|---------------------|----------|----|----|------------|-------|-----------|------|
| Trace on fast pads | $f_{\text{TRACE}}$ | Max Trace frequency | 80       | 48 | 40 | 74.667     | 80    | 4         | MHz  |
|                    | $t_{\text{DVO}}$   | Data Output Valid   | 4        | 4  | 4  | 4          | 4     | 20        | ns   |
|                    | $t_{\text{DIV}}$   | Data Output Invalid | -2       | -2 | -2 | -2         | -2    | -10       | ns   |
| Trace on slow pads | $f_{\text{TRACE}}$ | Max Trace frequency | 22.86    | 24 | 20 | 22.4       | 22.86 | 4         | MHz  |
|                    | $t_{\text{DVO}}$   | Data Output Valid   | 8        | 8  | 8  | 8          | 8     | 20        | ns   |
|                    | $t_{\text{DIV}}$   | Data Output Invalid | -4       | -4 | -4 | -4         | -4    | -10       | ns   |

**Figure 31. TRACE CLKOUT specifications**

### 6.6.3 JTAG electrical specifications

Table 40. JTAG electrical specifications

| Symbol | Description  | Run Mode |          |          |          | HSRUN Mode |          |          |          | VLPR Mode |          |          |          | Unit |
|--------|--|----------|----------|----------|----------|------------|----------|----------|----------|-----------|----------|----------|----------|------|
|        |  | 5.0 V IO |          | 3.3 V IO |          | 5.0 V IO   |          | 3.3 V IO |          | 5.0 V IO  |          | 3.3 V IO |          |      |
|        |  | Min.     | Max.     | Min.     | Max.     | Min.       | Max.     | Min.     | Max.     | Min.      | Max.     | Min.     | Max.     |      |
| J1     | TCLK frequency of operation                        |          |          |          |          |            |          |          |          |           |          |          |          | MHz  |
|        | Boundary Scan                                      | -        | 20       | -        | 20       | -          | 20       | -        | 20       | -         | 10       | -        | 10       |      |
|        | JTAG   | -        | 20       | -        | 20       | -          | 20       | -        | 20       | -         | 10       | -        | 10       |      |
| J2     | TCLK cycle period                                  | 1/J1     | -        | 1/J1     | -        | 1/J1       | -        | 1/J1     | -        | 1/J1      | -        | 1/J1     | -        | ns   |
| J3     | TCLK clock pulse width                             |          |          |          |          |            |          |          |          |           |          |          |          | ns   |
|        | Boundary Scan                                      | J2/2 - 5 | J2/2 + 5 | J2/2 - 5 | J2/2 + 5 | J2/2 - 5   | J2/2 + 5 | J2/2 - 5 | J2/2 + 5 | J2/2 - 5  | J2/2 + 5 | J2/2 - 5 | J2/2 + 5 |      |
|        | JTAG   |          |          |          |          |            |          |          |          |           |          |          |          |      |
| J4     | TCLK rise and fall times                           | -        | 1        | -        | 1        | -          | 1        | -        | 1        | -         | 1        | -        | 1        | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 5        | -        | 5        | -        | 5          | -        | 5        | -        | 15        | -        | 15       | -        | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 5        | -        | 5        | -        | 5          | -        | 5        | -        | 8         | -        | 8        | -        | ns   |
| J7     | TCLK low to boundary scan output data valid        | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |
| J8     | TCLK low to boundary scan output data invalid      | 0        | -        | 0        | -        | 0          | -        | 0        | -        | 0         | -        | 0        | -        |      |
| J9     | TCLK low to boundary scan output high-Z            | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |
| J10    | TMS, TDI input data setup time to TCLK rise        | 3        | -        | 3        | -        | 3          | -        | 3        | -        | 15        | -        | 15       | -        | ns   |
| J11    | TMS, TDI input data hold time after TCLK rise      | 2        | -        | 2        | -        | 2          | -        | 2        | -        | 8         | -        | 8        | -        | ns   |
| J12    | TCLK low to TDO data valid                         | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |
| J13    | TCLK low to TDO data invalid                       | 0        | -        | 0        | -        | 0          | -        | 0        | -        | 0         | -        | 0        | -        | ns   |
| J14    | TCLK low to TDO high-Z                             | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |

Table 43. Revision History (continued)

| Rev. No. | Date          | Substantial Changes   |
|----------|---------------|---|
|          |               | <ul style="list-style-type: none"> <li>Updated values for <math>V_{REFH}</math> and <math>V_{REFL}</math> to add reference to the section "voltage and current operating requirements" for Min and Max values</li> <li>Updated footnote to Typ.</li> <li>Removed footnote from RAS Analog source resistance</li> <li>Updated figure: ADC input impedance equivalency diagram</li> <li>In table: <a href="#">12-bit ADC characteristics (2.7 V to 3 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>Updated footnote to Typ.</li> </ul> </li> <li>In table: <a href="#">12-bit ADC characteristics (3 V to 5.5 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>Removed number for TUE</li> <li>Updated footnote to Typ.</li> </ul> </li> <li>In table: <a href="#">Comparator with 8-bit DAC electrical specifications</a> <ul style="list-style-type: none"> <li>Updated Typ. of <math>I_{DDL5}</math> Supply current, Low-speed mode</li> <li>Updated Typ. of <math>t_{DLSB}</math> Propagation delay, Low-speed mode</li> <li>Updated Typ. of <math>t_{DHSS}</math> Propagation delay, High-speed mode</li> <li>Updated <math>t_{DLSS}</math> Propagation delay</li> <li>Added row for <math>t_{DDAC}</math> Initialization and switching settling time</li> <li>Updated footnote</li> </ul> </li> <li>Updated section <a href="#">LPSPi electrical specifications</a></li> <li>Added section: <a href="#">SAI electrical specifications</a></li> <li>Updated section: <a href="#">Ethernet AC specifications</a></li> <li>Added section: <a href="#">Clockout frequency</a></li> <li>Added section: <a href="#">Trace electrical specifications</a></li> <li>Updated table: <a href="#">Table 41</a> : Updated numbers for S32K142 and S32K148</li> <li>Updated table: <a href="#">Table 42</a> : Updated numbers for S32K148</li> <li>Updated Document number for 32-pin QFN in topic <a href="#">Obtaining package dimensions</a></li> </ul> |
| 3        | 14 March 2017 | <ul style="list-style-type: none"> <li>In <a href="#">Table 2</a> <ul style="list-style-type: none"> <li>Updated min. value of <math>V_{DD\_OFF}</math></li> <li>Added parameter <math>I_{INJSUM\_AF}</math></li> </ul> </li> <li>Updated <a href="#">Power mode transition operating behaviors</a></li> <li>Updated <a href="#">Power consumption</a></li> <li>Updated footnote to <math>T_{SPLL\_LOCK}</math> in <a href="#">SPLL electrical specifications</a></li> <li>In <a href="#">12-bit ADC electrical characteristics</a> <ul style="list-style-type: none"> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Added typ. value to <math>I_{DDA\_ADC}</math>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table ... '</li> </ul> </li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Added typ. value to <math>I_{DDA\_ADC}</math></li> <li>Removed footnote 'All the parameters in this table ... '</li> </ul> </li> </ul> </li> <li>In <a href="#">Flash timing specifications — commands</a> updated Max. value of <math>t_{Vfykey}</math> to 33 <math>\mu</math>s</li> </ul>  |
| 4        | 02 June 2017  | <ul style="list-style-type: none"> <li>In section: <a href="#">Block diagram</a>, added block diagram for S32K11x series.</li> <li>Updated figure: <a href="#">S32K1xx product series comparison</a>.</li> <li>In section: <a href="#">Selecting orderable part number</a> , added reference to attachment <a href="#">S32K_Part_Numbers.xlsx</a>.</li> <li>In section: <a href="#">Ordering information</a> <ul style="list-style-type: none"> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In <a href="#">Table 1</a>,</li> </ul>   |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date        | Substantial Changes  |
|----------|-------------|--|
|          |             | <ul style="list-style-type: none"> <li>Updated note 'All the limits defined ...'</li> <li>Updated parameter 'I<sub>INJPAD_DC_ABS</sub>', 'V<sub>IN_DC</sub>', I<sub>INJSUM_DC_ABS</sub>.</li> <li>In <a href="#">Table 2</a>, <ul style="list-style-type: none"> <li>Updated parameter I<sub>INJPAD_DC_OP</sub> and I<sub>INJSUM_DC_OP</sub>.</li> </ul> </li> <li>In <a href="#">Table 5</a>, updated TBDs for V<sub>LVR_HYST</sub>, V<sub>LVD_HYST</sub>, and V<sub>LVW_HYST</sub></li> <li>In <a href="#">Power mode transition operating behaviors</a>, <ul style="list-style-type: none"> <li>Added VLPR → VLPS</li> <li>Added VLPS → VLPR</li> <li>Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> </ul> </li> <li>In <a href="#">Table 7</a>, updated the specifications for S32K144.</li> <li>Updated the attachment <i>S32K1xx_Power_Modes_Configuration.xlsx</i>.</li> <li>In <a href="#">Table 15</a>, removed C<sub>IN_A</sub>.</li> <li>In <a href="#">Table 17</a>, <ul style="list-style-type: none"> <li>Updated specificatins for g<sub>mXOSC</sub>.</li> <li>Removed I<sub>DDOSC</sub></li> </ul> </li> <li>In <a href="#">Table 19</a>, <ul style="list-style-type: none"> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDFIRC</sub></li> </ul> </li> <li>In <a href="#">Table 20</a>, <ul style="list-style-type: none"> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDSIRC</sub></li> </ul> </li> <li>In <a href="#">Table 21</a>, removed I<sub>LPO</sub></li> <li>Updated section: <a href="#">Flash memory module (FTFC) electrical specifications</a></li> <li>In section: <a href="#">12-bit ADC operating conditions</a>, <ul style="list-style-type: none"> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 28</a></li> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 29</a></li> </ul> </li> <li>In section: <a href="#">QuadSPI AC specifications</a>, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'.</li> <li>In section: <a href="#">12-bit ADC operating conditions</a>, updated <a href="#">Table 27</a>.</li> <li>In section: <a href="#">CMP with 8-bit DAC electrical specifications</a>, added note 'For comparator IN signals adjacent ...'</li> <li>In table: <a href="#">Table 32</a>, minor update in footnote 6.</li> <li>In table: <a href="#">Table 41</a>, updated specifications for S32K146.</li> </ul> |
| 5        | 06 Dec 2017 | <ul style="list-style-type: none"> <li>Removed S32K148 from 'Caution'</li> <li>Updated figure: <a href="#">S32K1xx product series comparison</a> for <ul style="list-style-type: none"> <li>'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>In <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>Added note 'Unless otherwise ...'</li> <li>Added parameter 'Added note 'T<sub>ramp_MCU</sub>'</li> <li>Updated footnote for 'T<sub>ramp</sub>'</li> </ul> </li> <li>In <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>Added footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...' against parameter 'V<sub>DD</sub>—V<sub>DDA</sub>'</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>In <a href="#">Power and ground pins</a> <ul style="list-style-type: none"> <li>Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>In <a href="#">Power mode transition operating behaviors</a> :</li> </ul>   |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date         | Substantial Changes   |
|----------|--------------|---|
|          |              | <ul style="list-style-type: none"> <li>Fixed the typo in <math>R_{SW1}</math></li> <li>In <a href="#">LPSPi electrical specifications</a> : <ul style="list-style-type: none"> <li>Updated <math>t_{Lead}</math> and <math>t_{Lag}</math></li> <li>Added footnote in Figure: LPSPi slave mode timing (CPHA = 0) and Figure: LPSPi slave mode timing (CPHA = 1)</li> </ul> </li> <li>In <a href="#">Thermal characteristics</a> : <ul style="list-style-type: none"> <li>Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package</li> <li>Deleted specs for <math>R_{\theta JC}</math> for 32 QFN package</li> <li>Added '<math>R_{\theta JCBottom}</math>'</li> </ul> </li> </ul>  |
| 8        | 18 June 2018 | <ul style="list-style-type: none"> <li>In attachment '<a href="#">S32K1xx_Power_Modes_Configuration</a>': <ul style="list-style-type: none"> <li>Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash.</li> </ul> </li> <li>Removed S32K116 from Notes</li> <li>In figure: <a href="#">S32K1xx product series comparison</a> : <ul style="list-style-type: none"> <li>Added note 'Availability of peripherals depends on the pin availability ...'</li> <li>Updated 'Ambient Operation Temperature' row</li> <li>Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148</li> </ul> </li> <li>In <a href="#">Ordering information</a> : <ul style="list-style-type: none"> <li>Updated figure for 'Y: Optional feature'</li> <li>Updated footnote 3</li> </ul> </li> <li>In <a href="#">Power and ground pins</a> : <ul style="list-style-type: none"> <li>In figure 'Power diagram', updated <math>V_{Flash}</math> frequency to 3.3 V</li> </ul> </li> <li>In <a href="#">Power mode transition operating behaviors</a> : <ul style="list-style-type: none"> <li>Updated footnote for 'VLPS Mode: All clock sources disabled'</li> </ul> </li> <li>In <a href="#">Power consumption</a> : <ul style="list-style-type: none"> <li>Added IDD's for S32K116</li> <li>Added VLPR Peripherals enabled use case 2 at 125 °C/Typicals</li> <li>Renamed VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1'</li> <li>Added footnote 'Data collected using RAM' to VLPR 'Peripherals disabled' and VLPR 'Peripherals enabled use case 1'</li> <li>Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 <math>\mu A</math> and 42 <math>\mu A</math> respectively</li> <li>Added table 'VLPS additional use-case power consumption at typical conditions'</li> </ul> </li> <li>In <a href="#">DC electrical specifications at 3.3 V Range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">DC electrical specifications at 5.0 V Range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">AC electrical specifications at 3.3 V range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">AC electrical specifications at 5 V range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">External System Oscillator electrical specifications</a> : <ul style="list-style-type: none"> <li>Clarified description of <math>g_{mXOSC}</math></li> <li>Updated <math>V_{IL}</math> max. to 1.15 V</li> </ul> </li> <li>In <a href="#">Fast internal RC Oscillator (FIRC) electrical specifications</a> :</li> </ul> |