



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4F |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 58 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x12b SAR; D/A1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hat0clht |

Table of Contents

| | | | | | |
|---------|--|----|---------|---|----|
| 1 | Block diagram..... | 4 | 6.2.5 | SPLL electrical specifications | 32 |
| 2 | Feature comparison..... | 5 | 6.3 | Memory and memory interfaces..... | 32 |
| 3 | Ordering information..... | 7 | 6.3.1 | Flash memory module (FTFC) electrical specifications..... | 32 |
| 3.1 | Selecting orderable part number | 7 | 6.3.1.1 | Flash timing specifications — commands..... | 32 |
| 3.2 | Ordering information | 8 | 6.3.1.2 | Reliability specifications..... | 37 |
| 4 | General..... | 9 | 6.3.2 | QuadSPI AC specifications..... | 38 |
| 4.1 | Absolute maximum ratings..... | 9 | 6.4 | Analog modules..... | 42 |
| 4.2 | Voltage and current operating requirements..... | 10 | 6.4.1 | ADC electrical specifications..... | 42 |
| 4.3 | Thermal operating characteristics..... | 11 | 6.4.1.1 | 12-bit ADC operating conditions..... | 42 |
| 4.4 | Power and ground pins..... | 12 | 6.4.1.2 | 12-bit ADC electrical characteristics..... | 44 |
| 4.5 | LVR, LVD and POR operating requirements..... | 14 | 6.4.2 | CMP with 8-bit DAC electrical specifications..... | 46 |
| 4.6 | Power mode transition operating behaviors..... | 15 | 6.5 | Communication modules..... | 50 |
| 4.7 | Power consumption..... | 16 | 6.5.1 | LPUART electrical specifications..... | 50 |
| 4.8 | ESD handling ratings..... | 21 | 6.5.2 | LPSPi electrical specifications..... | 50 |
| 4.9 | EMC radiated emissions operating behaviors..... | 21 | 6.5.3 | LPI2C electrical specifications..... | 56 |
| 5 | I/O parameters..... | 22 | 6.5.4 | FlexCAN electrical specifications..... | 57 |
| 5.1 | AC electrical characteristics..... | 22 | 6.5.5 | SAI electrical specifications..... | 57 |
| 5.2 | General AC specifications..... | 22 | 6.5.6 | Ethernet AC specifications..... | 59 |
| 5.3 | DC electrical specifications at 3.3 V Range..... | 23 | 6.5.7 | Clockout frequency..... | 62 |
| 5.4 | DC electrical specifications at 5.0 V Range..... | 24 | 6.6 | Debug modules..... | 62 |
| 5.5 | AC electrical specifications at 3.3 V range | 25 | 6.6.1 | SWD electrical specifications | 62 |
| 5.6 | AC electrical specifications at 5 V range | 25 | 6.6.2 | Trace electrical specifications..... | 64 |
| 5.7 | Standard input pin capacitance..... | 26 | 6.6.3 | JTAG electrical specifications..... | 65 |
| 5.8 | Device clock specifications..... | 26 | 7 | Thermal attributes..... | 68 |
| 6 | Peripheral operating requirements and behaviors..... | 27 | 7.1 | Description..... | 68 |
| 6.1 | System modules..... | 27 | 7.2 | Thermal characteristics..... | 68 |
| 6.2 | Clock interface modules..... | 27 | 7.3 | General notes for specifications at maximum junction temperature..... | 73 |
| 6.2.1 | External System Oscillator electrical specifications.... | 27 | 8 | Dimensions..... | 74 |
| 6.2.2 | External System Oscillator frequency specifications . | 29 | 8.1 | Obtaining package dimensions | 74 |
| 6.2.3 | System Clock Generation (SCG) specifications..... | 31 | 9 | Pinouts..... | 75 |
| 6.2.3.1 | Fast internal RC Oscillator (FIRC) electrical specifications..... | 31 | 9.1 | Package pinouts and signal descriptions..... | 75 |
| 6.2.3.2 | Slow internal RC oscillator (SIRC) electrical specifications | 31 | 10 | Revision History..... | 75 |
| 6.2.4 | Low Power Oscillator (LPO) electrical specifications | 32 | | | |

1 Block diagram

Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See [Feature comparison](#) for chip specific values.



1: On this device, NXP's system MPU implements the safety mechanisms to prevent masters from accessing restricted memory regions. This system MPU provides memory protection at the level of the Crossbar Switch. Each Crossbar master (Core, DMA, Ethernet) can be assigned different access rights to each protected memory region. The Arm M4 core version in this family does not integrate the Arm Core MPU, which would concurrently monitor only core-initiated memory accesses. In this document, the term MPU refers to NXP's system MPU.

2: For the device-specific sizes, see the "On-chip SRAM sizes" table in the "Memories and Memory Interfaces" chapter of the S32K1xx Series Reference Manual.

3: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.

Key:

- Device architectural IP on all S32K devices
- Peripherals present on all S32K devices
- Peripherals present on selected S32K devices (see the "Feature Comparison" section)

Figure 1. High-level architecture diagram for the S32K14x family

4 General

4.1 Absolute maximum ratings

NOTE

- Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in the following table for specific conditions.
- Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.
- All the limits defined in the datasheet specification must be honored together and any violation to any one or more will not guarantee desired operation.
- Unless otherwise specified, all maximum and minimum values in the datasheet are across process, voltage, and temperature.

Table 1. Absolute maximum ratings

| Symbol | Parameter | Conditions ¹ | Min | Max | Unit |
|------------------------------------|--|-------------------------|-----------|------------------|------|
| V_{DD} ² | 2.7 V - 5.5 V input supply voltage | — | -0.3 | 5.8 ³ | V |
| V_{REFH} | 3.3 V / 5.0 V ADC high reference voltage | — | -0.3 | 5.8 ³ | V |
| $I_{INJPAD_DC_ABS}$ ⁴ | Continuous DC input current (positive / negative) that can be injected into an I/O pin | — | -3 | +3 | mA |
| V_{IN_DC} | Continuous DC Voltage on any I/O pin with respect to V_{SS} | — | -0.8 | 5.8 ⁵ | V |
| $I_{INJSUM_DC_ABS}$ | Sum of absolute value of injected currents on all the pins (Continuous DC limit) | — | — | 30 | mA |
| T_{ramp} ⁶ | ECU supply ramp rate | — | 0.5 V/min | 500 V/ms | — |
| T_{ramp_MCU} ⁷ | MCU supply ramp rate | — | 0.5 V/min | 100 V/ms | — |
| T_A ⁸ | Ambient temperature | — | -40 | 125 | °C |
| T_{STG} | Storage temperature | — | -55 | 165 | °C |
| $V_{IN_TRANSIENT}$ | Transient overshoot voltage allowed on I/O pin beyond V_{IN_DC} limit | — | — | 6.8 ⁹ | V |

1. All voltages are referred to V_{SS} unless otherwise specified.
2. As V_{DD} varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. 60 s lifetime – No restrictions i.e. The part can switch.
10 hours lifetime – Device in reset i.e. The part cannot switch.

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

| Chip/Device | Ambient Temperature (°C) | | VLPS (µA) ² | | VLPR (mA) | | | STOP1 (mA) | STOP2 (mA) | RUN@48 MHz (mA) | | RUN@64 MHz (mA) | | RUN@80 MHz (mA) | | HSRUN@112 MHz (mA) ³ | | IDD/MHz (µA/MHz) ⁴ |
|-------------|--------------------------|-----|-----------------------------------|---------------------|-----------------------------------|---|---|------------|------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|---------------------------------|---------------------|-------------------------------|
| | | | Peripherals disabled ⁵ | Peripherals enabled | Peripherals disabled ⁶ | Peripherals enabled use case 1 ⁶ | Peripherals enabled use case 2 ⁷ | | | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | |
| | | Max | 1660 | 1736 | 3.48 | 3.55 | NA | 14.5 | 15.6 | 34.8 | 43.6 | 41.9 | 53.9 | 48.7 | 65.1 | 70.4 | 96.1 | 609 |
| | 105 | Typ | 560 | 577 | 2.49 | 2.54 | 4.03 | 10.9 | 11.9 | 29.8 | 37.8 | 37.6 | 47.5 | 45.2 | 61.5 | 63.8 | 89.1 | 565 |
| | | Max | 2945 | 2970 | 4.40 | 4.47 | NA | 18.0 | 19.0 | 38.4 | 46.8 | 44.9 | 55.3 | 51.6 | 66.8 | 73.6 | 97.4 | 645 |
| | 125 | Typ | NA | NA | NA | NA | 4.85 | NA | NA | NA | NA | NA | NA | NA | NA | NA | NA | NA |
| | | Max | 3990 | 4166 | 6.00 | 6.08 | NA | 23.4 | 24.5 | 44.3 | 52.5 | 50.9 | 61.3 | 57.5 | 71.6 | NA | NA | 719 |

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes $V_{DD} = V_{DDA} = V_{REFH} = 5\text{ V}$, temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and On-chip pulldown is enabled for all unused input pins.
2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
3. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
4. Values mentioned for S32K14x devices are measured at RUN@80 MHz with peripherals disabled and values mentioned for S32K11x devices are measured at RUN@48 MHz with peripherals disabled.
5. With PMC_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.
6. Data collected using RAM
7. Numbers on limited samples size and data collected with Flash
8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are inactive.

Table 8. VLPS additional use-case power consumption at typical conditions

| Use-case | Description | Temp. | Device | | | | | | Unit |
|------------------------------|---|-------|---------|---------|---------|---------|---------|---------|------|
| | | | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 | |
| VLPS and RTC | <ul style="list-style-type: none"> • Clock source: LPO or RTC_CLKIN | 25 | TBD | TBD | 30 | 30 | 30 | 40 | μA |
| | | 85 | TBD | TBD | 110 | 170 | 180 | 240 | μA |
| | | 105 | TBD | TBD | 230 | 330 | 350 | 490 | μA |
| | | 125 | TBD | TBD | 570 | 680 | 810 | 1250 | μA |
| VLPS and LPUART TX/RX | <ul style="list-style-type: none"> • Clock source: SIRC • Transmitting or receiving continuously using DMA • Baudrate: 19.2 kbps | 25 | TBD | TBD | 230 | 230 | 250 | 250 | μA |
| | | 85 | TBD | TBD | 320 | 400 | 410 | 490 | μA |
| | | 105 | TBD | TBD | 490 | 550 | 600 | 850 | μA |
| | | 125 | TBD | TBD | 890 | 1070 | 1250 | 1960 | μA |
| VLPS and LPUART wake-up | <ul style="list-style-type: none"> • Clock source: SIRC • Wake-up address feature enabled • Baudrate: 19.2 kbps | 25 | TBD | TBD | 100 | 100 | 110 | 110 | μA |
| | | 85 | TBD | TBD | 170 | 240 | 280 | 350 | μA |
| | | 105 | TBD | TBD | 260 | 400 | 480 | 600 | μA |
| | | 125 | TBD | TBD | 530 | 580 | 1000 | 1280 | μA |
| VLPS and LPI2C master | <ul style="list-style-type: none"> • Clock Source: SIRC • Transmit/receive using DMA • Baudrate: 100 kHz | 25 | TBD | TBD | 670 | 690 | 820 | 900 | μA |
| | | 85 | TBD | TBD | 880 | 960 | 1220 | 1370 | μA |
| | | 105 | TBD | TBD | 1080 | 1250 | 1660 | 2060 | μA |
| | | 125 | TBD | TBD | 1970 | 1980 | 2860 | 3690 | μA |
| VLPS and LPI2C slave wake-up | <ul style="list-style-type: none"> • Clock source: SIRC • Wake-up address feature enabled • Baudrate: 100 kHz | 25 | TBD | TBD | 250 | 250 | 270 | 280 | μA |
| | | 85 | TBD | TBD | 340 | 340 | 410 | 510 | μA |
| | | 105 | TBD | TBD | 430 | 430 | 610 | 810 | μA |
| | | 125 | TBD | TBD | 740 | 760 | 1170 | 1540 | μA |
| VLPS and LPSPI master | <ul style="list-style-type: none"> • Clock source: SIRC • Transmit/receive using DMA • Baudrate: 500 kHz | 25 | TBD | TBD | 2.99 | 3.19 | 3.75 | 4.11 | mA |
| | | 85 | TBD | TBD | 3.26 | 3.7 | 4.35 | 4.93 | mA |
| | | 105 | TBD | TBD | 3.5 | 4.2 | 4.93 | 5.74 | mA |
| | | 125 | TBD | TBD | 3.93 | 4.63 | 5.97 | 7.38 | mA |
| VLPS and LPIT | <ul style="list-style-type: none"> • Clock source: SIRC • 1 channel enable • Mode: 32-bit periodic counter | 25 | TBD | TBD | 100 | 100 | 120 | 130 | μA |
| | | 85 | TBD | TBD | 190 | 250 | 260 | 320 | μA |
| | | 105 | TBD | TBD | 310 | 410 | 440 | 570 | μA |
| | | 125 | TBD | TBD | 640 | 750 | 910 | 1280 | μA |

I/O parameters

- Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details see IO Signal Description Input Multiplexing sheet(s) attached with the *Reference Manual*.
- When using ENET and SAI on S32K148, the overall device limits associated with high drive pin configurations must be respected i.e. On 144-pin LQFP the general purpose pins: PTA10, PTD0, and PTE4 must be set to low drive.
- Measured at input $V = V_{SS}$
- Measured at input $V = V_{DD}$

5.4 DC electrical specifications at 5.0 V Range

Table 12. DC electrical specifications at 5.0 V Range

| Symbol | Parameter | Value | | | Unit | Notes |
|---|--|----------------------|-------|----------------------|---------------|-------|
| | | Min. | Typ. | Max. | | |
| V_{DD} | I/O Supply Voltage | 4 | — | 5.5 | V | |
| V_{ih} | Input Buffer High Voltage | $0.65 \times V_{DD}$ | — | $V_{DD} + 0.3$ | V | 1 |
| V_{il} | Input Buffer Low Voltage | $V_{SS} - 0.3$ | — | $0.35 \times V_{DD}$ | V | 2 |
| V_{hys} | Input Buffer Hysteresis | $0.06 \times V_{DD}$ | — | — | V | |
| I_{ohGPIO} $I_{ohGPIO-HD_DSE_0}$ | I/O current source capability measured when pad $V_{oh} = (V_{DD} - 0.8 \text{ V})$ | 5 | — | — | mA | |
| I_{olGPIO} $I_{olGPIO-HD_DSE_0}$ | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$ | 5 | — | — | mA | |
| $I_{ohGPIO-HD_DSE_1}$ | I/O current source capability measured when pad $V_{oh} = V_{DD} - 0.8 \text{ V}$ | 20 | — | — | mA | 3 |
| $I_{olGPIO-HD_DSE_1}$ | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$ | 20 | — | — | mA | 3 |
| $I_{ohGPIO-FAST_DSE_0}$ | I/O current sink capability measured when pad $V_{oh} = V_{DD} - 0.8 \text{ V}$ | 14.0 | — | — | mA | 4 |
| $I_{olGPIO-FAST_DSE_0}$ | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$ | 14.5 | — | — | mA | 4 |
| $I_{ohGPIO-FAST_DSE_1}$ | I/O current sink capability measured when pad $V_{oh} = V_{DD} - 0.8 \text{ V}$ | 21 | — | — | mA | 4 |
| $I_{olGPIO-FAST_DSE_1}$ | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$ | 20.5 | — | — | mA | 4 |
| IOHT | Output high current total for all ports | — | — | 100 | mA | |
| IIN | Input leakage current (per pin) for full temperature range at $V_{DD} = 5.5 \text{ V}$ | | | | | 5 |
| | All pins other than high drive port pins | | 0.005 | 0.5 | μA | |
| | High drive port pins | | 0.010 | 0.5 | μA | |
| R_{PU} | Internal pullup resistors | 20 | | 50 | $k\Omega$ | 6 |
| R_{PD} | Internal pulldown resistors | 20 | | 50 | $k\Omega$ | 7 |

- For reset pads, same V_{ih} levels are applicable
- For reset pads, same V_{il} levels are applicable
- The strong pad I/O pin is capable of switching a 50 pF load up to 40 MHz.
- For reference only. Run simulations with the IBIS model and custom board for accurate results.




Figure 8. Oscillator connections scheme

Table 17. External System Oscillator electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------|---|-----------------------|------|-----------------|------|-------|
| g _{mXOSC} | Crystal oscillator transconductance | | | | | |
| | SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz | 2.2 | — | 13.7 | mA/V | |
| | SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz | 16 | — | 47 | mA/V | |
| V _{IL} | Input low voltage — EXTAL pin in external clock mode | V _{SS} | — | 1.15 | V | |
| V _{IH} | Input high voltage — EXTAL pin in external clock mode | 0.7 * V _{DD} | — | V _{DD} | V | |
| C ₁ | EXTAL load capacitance | — | — | — | | 1 |
| C ₂ | XTAL load capacitance | — | — | — | | 1 |
| R _F | Feedback resistor | | | | | 2 |
| | Low-gain mode (HGO=0) | — | — | — | MΩ | |

Table continues on the next page...

Table 23. Flash command timing specifications for S32K14x (continued)

| Symbol | Description ¹ | | S32K142 | | S32K144 | | S32K146 | | S32K148 | | Unit | Notes |
|---------------------------|--|--|---------|---------------------------|---------|---------------------------|---------|---------------------------|---------|---------------------------|------|-------|
| | | | Typ | Max | Typ | Max | Typ | Max | Typ | Max | | |
| | setting (32-bit write complete, ready for next 32-bit write) | Last (Nth) 32-bit write (time for write only, not cleanup) | 200 | 550 | 200 | 550 | 200 | 550 | 200 | 550 | | |
| $t_{\text{quickwrClnup}}$ | Quick Write Cleanup execution time | — | — | (# of Quick Writes) * 2.0 | — | (# of Quick Writes) * 2.0 | — | (# of Quick Writes) * 2.0 | — | (# of Quick Writes) * 2.0 | ms | 7 |

1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 μs , as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

| Symbol | Description ¹ | | S32K116 | | S32K118 | | Unit | Notes |
|---------------------|----------------------------------|--------------|---------|------|---------|------|---------------|-------|
| | | | Typ | Max | Typ | Max | | |
| t_{rd1blk} | Read 1 Block execution time | 32 KB flash | — | 0.36 | — | 0.36 | ms | |
| | | 64 KB flash | — | — | — | — | | |
| | | 128 KB flash | — | 1.2 | — | — | | |
| | | 256 KB flash | — | — | — | 2 | | |
| | | 512 KB flash | — | — | — | — | | |
| t_{rd1sec} | Read 1 Section execution time | 2 KB flash | — | 75 | — | 75 | μs | |
| | | 4 KB flash | — | 100 | — | 100 | | |
| t_{pgmchk} | Program Check execution time | — | — | 100 | — | 100 | μs | |
| t_{pgm8} | Program Phrase execution time | — | 90 | 225 | 90 | 225 | μs | |
| t_{ersblk} | Erase Flash Block execution time | 32 KB flash | 15 | 300 | 15 | 300 | ms | 2 |
| | | 64 KB flash | — | — | — | — | | |
| | | 128 KB flash | 120 | 1100 | — | — | | |
| | | 256 KB flash | — | — | 250 | 2125 | | |
| | | 512 KB flash | — | — | — | — | | |

Table continues on the next page...

Table 27. 12-bit ADC operating conditions (continued)

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|--------------------------------|---|------|-------------------|-------|------|-------|
| f _{ADCK} | ADC conversion clock frequency | Normal usage | 2 | 40 | 50 | MHz | 3, 4 |
| f _{CONV} | ADC conversion frequency | No ADC hardware averaging. ⁵ Continuous conversions enabled, subsequent conversion time | 46.4 | 928 | 1160 | Ksps | 6, 7 |
| | | ADC hardware averaging set to 32. ⁵ Continuous conversions enabled, subsequent conversion time | 1.45 | 29 | 36.25 | Ksps | 6, 7 |

1. Typical values assume V_{DDA} = 5 V, Temp = 25 °C, f_{ADCK} = 40 MHz, R_{AS}=20 Ω, and C_{AS}=10 nF unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SS}. To get maximum performance, reference supply quality should be better than SAR ADC. See application note AN5032 for details.
3. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
4. ADC conversion will become less reliable above maximum frequency.
5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
6. Numbers based on the minimum sampling time of 275 ns.
7. For guidelines and examples of conversion rate calculation, see the *Reference Manual* section 'Calibration function'




Figure 13. ADC input impedance equivalency diagram

Table 29. 12-bit ADC characteristics (3 V to 5.5 V)($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|------------------|----------------------------|-------------------------|------|-------------------|--------------------------------------|------------------|------------|
| V_{DDA} | Supply voltage | | 3 | — | 5.5 | V | |
| I_{DDA_ADC} | Supply current per ADC | | — | 1 | — | mA | 3 |
| SMPLTS | Sample Time | | 275 | — | Refer to the <i>Reference Manual</i> | ns | |
| TUE ⁴ | Total unadjusted error | | — | ±4 | ±8 | LSB ⁵ | 6, 7, 8, 9 |
| DNL | Differential non-linearity | | — | ±0.7 | — | LSB ⁵ | 6, 7, 8, 9 |
| INL | Integral non-linearity | | — | ±1.0 | — | LSB ⁵ | 6, 7, 8, 9 |

1. All accuracy numbers assume the ADC is calibrated with $V_{REFH}=V_{DDA}=V_{DD}$, with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume $V_{DDA} = 5.0$ V, Temp = 25 °C, $f_{ADCK} = 40$ MHz, $R_{AS}=20$ Ω, and $C_{AS}=10$ nF unless otherwise stated.
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5. $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to V_{DD}/V_{SS} or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

NOTE

- Due to triple bonding in lower pin packages like 32-QFN, 48-LQFP, and 64-LQFP degradation might be seen in ADC parameters.
- When using high speed interfaces such as the QuadSPI, SAI0, SAI1 or ENET there may be some ADC degradation on the adjacent analog input paths. See following table for details.

| Pin name | TGATE purpose |
|----------|--------------------|
| PTE8 | CMP0_IN3 |
| PTC3 | ADC0_SE11/CMP0_IN4 |
| PTC2 | ADC0_SE10/CMP0_IN5 |
| PTD7 | CMP0_IN6 |
| PTD6 | CMP0_IN7 |
| PTD28 | ADC1_SE22 |
| PTD27 | ADC1_SE21 |

6.5 Communication modules

6.5.1 LPUART electrical specifications

Refer to [General AC specifications](#) for LPUART specifications.

6.5.1.1 Supported baud rate

Baud rate = Baud clock / ((OSR+1) * SBR).

For details, see section: 'Baud rate generation' of the *Reference Manual*.

6.5.2 LPSPI electrical specifications

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic LPSPI timing modes.

- All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds.
- All measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew setting (DSE = 1).

Table 32. LPSPI electrical specifications¹ (continued)

| Num | Symbol | Description | Conditions | Run Mode ² | | | | HSRUN Mode ² | | | | VLPR Mode | | | | Unit |
|-----|-------------|--------------------------------|------------------------------------|-----------------------|------|----------|------|-------------------------|------|----------|--------------------------------------|-----------|------|----------|------|------|
| | | | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | |
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| 8 | t_a | Slave access time | Slave | - | 50 | - | 50 | - | 50 | - | 50 | - | 100 | - | 100 | ns |
| 9 | t_{dis} | Slave MISO (SOUT) disable time | Slave | - | 50 | - | 50 | - | 50 | - | 50 | - | 100 | - | 100 | ns |
| 10 | t_v | Data valid (after SPSCCK edge) | Slave | - | 30 | - | 39 | - | 26 | - | 36 ¹¹ 31 ¹² | - | 92 | - | 96 | ns |
| | | | Master | - | 12 | - | 16 | - | 11 | - | 15 | - | 47 | - | 48 | |
| | | | Master Loopback ⁵ | - | 12 | - | 16 | - | 11 | - | 15 | - | 47 | - | 48 | |
| | | | Master Loopback(slow) ⁶ | - | 8 | - | 10 | - | 7 | - | 9 | - | 44 | - | 44 | |
| 11 | t_{HO} | Data hold time(outputs) | Slave | 4 | - | 4 | - | 4 | - | 4 | - | 4 | - | 4 | - | ns |
| | | | Master | -15 | - | -22 | - | -15 | - | -23 | - | -22 | - | -29 | - | |
| | | | Master Loopback ⁵ | -10 | - | -14 | - | -10 | - | -14 | - | -14 | - | -19 | - | |
| | | | Master Loopback(slow) ⁶ | -15 | - | -22 | - | -15 | - | -22 | - | -21 | - | -27 | - | |
| 12 | $t_{RI/FI}$ | Rise/Fall time input | Slave | - | 1 | - | 1 | - | 1 | - | 1 | - | 1 | - | 1 | ns |
| | | | Master | - | - | - | - | - | - | - | - | - | - | - | | |
| | | | Master Loopback ⁵ | - | - | - | - | - | - | - | - | - | - | - | | |
| | | | Master Loopback(slow) ⁶ | - | - | - | - | - | - | - | - | - | - | - | | |
| 13 | $t_{RO/FO}$ | Rise/Fall time output | Slave | - | 25 | - | 25 | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| | | | Master | - | - | - | - | - | - | - | - | - | - | - | | |
| | | | Master Loopback ⁵ | - | - | - | - | - | - | - | - | - | - | - | | |

Table continues on the next page...

Table 32. LPSPI electrical specifications¹ (continued)

| Num | Symbol | Description | Conditions | Run Mode ² | | | | HSRUN Mode ² | | | | VLPR Mode | | | | Unit |
|-----|--------|-------------|---------------------------------------|-----------------------|------|----------|------|-------------------------|------|----------|------|-----------|------|----------|------|------|
| | | | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | |
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| | | | Master Loopback(slow) ⁶ | - | | - | | - | | - | | - | | - | | |

- Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.
- While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz.
- f_{periph} = LPSPI peripheral clock
- $t_{\text{periph}} = 1/f_{\text{periph}}$
- Master Loopback mode - In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1. Clock pads used are PTD15 and PTE0. Applicable only for LPSPI0.
- Master Loopback (slow) - In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1. Clock pad used is PTB2. Applicable only for LPSPI0.
- This is the maximum operating frequency (f_{op}) for LPSPI0 with medium PAD type only. Otherwise, the maximum operating frequency (f_{op}) is 12 Mhz.
- Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where PCSSCK ranges from 0 to 255.
- Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where SCKPCS ranges from 0 to 255.
- While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
- Maximum operating frequency (f_{op}) is 12 MHz irrespective of PAD type and LPSPI instance.
- Applicable for LPSPI0 only with medium PAD type, with maximum operating frequency (f_{op}) as 14 MHz.




Figure 22. SAI Timing — Master modes

Table 34. Slave mode timing specifications

| Symbol | Description | Min. | Max. | Unit |
|------------------|---------------------------------------|------|------|-------------|
| — | Operating voltage | 2.97 | 3.6 | V |
| S13 | SAI_BCLK cycle time (input) | 80 | — | ns |
| S14 ¹ | SAI_BCLK pulse width high/low (input) | 45% | 55% | BCLK period |
| S15 | SAI_RXD input setup before SAI_BCLK | 8 | — | ns |
| S16 | SAI_RXD input hold after SAI_BCLK | 2 | — | ns |
| S17 | SAI_BCLK to SAI_TXD output valid | — | 28 | ns |
| S18 | SAI_BCLK to SAI_TXD output invalid | 0 | — | ns |
| S19 | SAI_FS input setup before SAI_BCLK | 8 | — | ns |
| S20 | SAI_FS input hold after SAI_BCLK | 2 | — | ns |
| S21 | SAI_BCLK to SAI_FS output valid | — | 28 | ns |
| S22 | SAI_BCLK to SAI_FS output invalid | 0 | — | ns |

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing.

Table 37. MDIO timing specifications (continued)

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------------|
| MDC1 | MDC pulse width high | 40% | 60% | MDC period |
| MDC2 | MDC pulse width low | 40% | 60% | MDC period |
| MDC3 | MDIO (input) to MDC rising edge setup | 25 | — | ns |
| MDC4 | MDIO (input) to MDC rising edge hold | 0 | — | ns |
| MDC5 | MDC falling edge to MDIO output valid (maximum propagation delay) | — | 25 | ns |
| MDC6 | MDC falling edge to MDIO output invalid (minimum propagation delay) | -10 | — | ns |




Figure 28. MII/RMII serial management channel timing diagram

6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

6.6 Debug modules

6.6.1 SWD electrical specifications




Figure 32. Test clock input timing




Figure 33. Boundary scan (JTAG) timing

7.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J , can be obtained from this equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

- T_A = ambient temperature for the package ($^{\circ}\text{C}$)
- $R_{\theta JA}$ = junction to ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)
- P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

- $R_{\theta JA}$ = junction to ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)
- $R_{\theta JC}$ = junction to case thermal resistance ($^{\circ}\text{C}/\text{W}$)
- $R_{\theta CA}$ = case to ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

Table 43. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
|----------|---------------|--|
| | | <ul style="list-style-type: none"> Updated 3.3 V numbers and added footnote against f_{op}, t_{SU}, and t_V in HSRUN Mode Added footnote to 't_{WSPCK}' Updated Thermal characteristics for S32K11x |
| 6 | 31 Jan 2018 | <ul style="list-style-type: none"> Changed the representation of ARM trademark throughout. Removed S32K142 from 'Caution' In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K14x family, added the following footnote: <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block Updated figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'. Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148. Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'. Updated Ordering information Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118. |
| 7 | 19 April 2018 | <ul style="list-style-type: none"> Changed Caution to Notes <ul style="list-style-type: none"> Updated the wordings of Notes and removed S32K146 Added 'Following two are the available ...' In 'Key features' : <ul style="list-style-type: none"> Editorial updates Updated the note under Power management, Memory and memory interfaces, and Safety and security. Updated FlexIO under Communications interfaces Added ENET and SAI under Communications interfaces Updated Cryptographic Services Engine (CSEc) under 'Safety and security' In High-level architecture diagram for the S32K14x family : <ul style="list-style-type: none"> Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial updates In figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Editorial updates Updated Frequency for S32K14x Updated footnote 4 Added footnote 5 In Ordering information : <ul style="list-style-type: none"> Renamed section, updated the starting paragraph Updated the figure In Voltage and current operating requirements, updated the note In Power consumption : <ul style="list-style-type: none"> Updated specs for S32K146 Removed section 'Modes configuration', and moved its content under the first paragraph. In 12-bit ADC operating conditions : |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
|----------|--------------|--|
| | | <ul style="list-style-type: none"> • Fixed the typo in R_{SW1} • In LPSPI electrical specifications : <ul style="list-style-type: none"> • Updated t_{Lead} and t_{Lag} • Added footnote in Figure: LPSPI slave mode timing (CPHA = 0) and Figure: LPSPI slave mode timing (CPHA = 1) • In Thermal characteristics : <ul style="list-style-type: none"> • Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package • Deleted specs for $R_{\theta JC}$ for 32 QFN package • Added '$R_{\theta JCBottom}$' |
| 8 | 18 June 2018 | <ul style="list-style-type: none"> • In attachment 'S32K1xx_Power_Modes_Configuration': <ul style="list-style-type: none"> • Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash. • Removed S32K116 from Notes • In figure: S32K1xx product series comparison : <ul style="list-style-type: none"> • Added note 'Availability of peripherals depends on the pin availability ...' • Updated 'Ambient Operation Temperature' row • Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148 • In Ordering information : <ul style="list-style-type: none"> • Updated figure for 'Y: Optional feature' • Updated footnote 3 • In Power and ground pins : <ul style="list-style-type: none"> • In figure 'Power diagram', updated V_{Flash} frequency to 3.3 V • In Power mode transition operating behaviors : <ul style="list-style-type: none"> • Updated footnote for 'VLPS Mode: All clock sources disabled' • In Power consumption : <ul style="list-style-type: none"> • Added I_{DD}s for S32K116 • Added VLPR Peripherals enabled use case 2 at 125 °C/Typicals • Renamed VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1' • Added footnote 'Data collected using RAM' to VLPR 'Peripherals disabled' and VLPR 'Peripherals enabled use case 1' • Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 μA and 42 μA respectively • Added table 'VLPS additional use-case power consumption at typical conditions' • In DC electrical specifications at 3.3 V Range : <ul style="list-style-type: none"> • Updated naming conventions • Added specs for GPIO-FAST pad • In DC electrical specifications at 5.0 V Range : <ul style="list-style-type: none"> • Updated naming conventions • Added specs for GPIO-FAST pad • In AC electrical specifications at 3.3 V range : <ul style="list-style-type: none"> • Updated naming conventions • Added specs for GPIO-FAST pad • In AC electrical specifications at 5 V range : <ul style="list-style-type: none"> • Updated naming conventions • Added specs for GPIO-FAST pad • In External System Oscillator electrical specifications : <ul style="list-style-type: none"> • Clarified description of g_{mXOSC} • Updated V_{IL} max. to 1.15 V • In Fast internal RC Oscillator (FIRC) electrical specifications : |

Table 43. Revision History

| Rev. No. | Date | Substantial Changes |
|----------|------|--|
| | | <ul style="list-style-type: none"> • Updated specs for T_{JIT} Cycle-to-Cycle jitter to 300 ps • In QuadSPI AC specifications : <ul style="list-style-type: none"> • Updated specs for T_{iv} Data Output In-Valid Time • In figure 'QuadSPI output timing (SDR mode) diagram', marked Invalid area • In CMP with 8-bit DAC electrical specifications : <ul style="list-style-type: none"> • Removed '(VAIO)' from decription of V_{HYST0} • In LPSPi electrical specifications : <ul style="list-style-type: none"> • Added note 'Undefined' in figures 'LPSPi slave mode timing (CPHA = 0)' and 'LPSPi slave mode timing (CPHA = 1)' |