





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | ARM® Cortex®-M4F   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 80MHz  |
| Connectivity               | CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART                |
| Peripherals                | POR, PWM, WDT  |
| Number of I/O              | 89   |
| Program Memory Size        | 512KB (512K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 4K x 8   |
| RAM Size                   | 64K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | A/D 16x12b SAR; D/A1x8b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 100-LQFP   |
| Supplier Device Package    | 100-LQFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hat0cllt |




Figure 2. High-level architecture diagram for the S32K11x family

## 2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

## **NOTE**


Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal* 

# 3 Ordering information

# 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment  $S32K1xx\_Orderable\_Part\_Number\_List.xlsx$  attached with the Datasheet for a list of standard orderable part numbers.

## 3.2 Ordering information



#### **Product status**

P: Prototype F: Qualified

### Product type/brand

S32: Automotive 32-bit MCU

#### Product line

K: Arm Cortex MCUs

### Series/Family

1: 1st product series
 2: 2nd product series

### Core platform/Performance

1: Arm Cortex M0+

4: Arm Cortex M4F

## Memory size

|         | 2    | 4    | 6    | 8    |
|---------|------|------|------|------|
| S32K11x |      |      | 128K | 256K |
| S32K14x | 256K | 512K | 1M   | 2M   |

#### **Ordering option**

X: Speed

B: 48 MHz without DMA (S32K11x only) L: 48 MHz with DMA (S32K11x only)

H: 80 MHz

U1: 112 MHz (Not valid with M temperature/125C)

Y: Optional feature

R: Base feature set F: CAN FD, FlexIO

A1: CAN FD, FlexIO, Security

E: Ethernet, Serial Audio Interface (S32K148 only)

J1: Ethernet, Serial Audio Interface, CAN FD, FlexIO, Security (S32K148 only)

### Wafer, Fab and revision

Fx: ATMC<sup>2</sup> Tx: GF XX: Flex #<sup>2</sup>

x0: 1st revision

### Temperature

V: -40C to 105C M: -40C to 125C W: -40C to 150C<sup>2</sup>

### **Package**

| Pins | LQFP | QFN | BGA |
|------|------|-----|-----|
| 32   | -    | FM  | -   |
| 48   | LF   | •   | -   |
| 64   | H    | -   | -   |
| 100  | LL   | ,   | МН  |
| 144  | ß    |     | •   |
| 176  | LU   | -   | -   |

### Tape and Reel

T: Trays/Tubes
R: Tape and Reel

- CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to
  execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
- 2. Not supported yet
- Part numbers no longer offered as standard include:
   Ordering Option X (M:64MHz); Ordering Option Y (N: limited RAM. 16KB for K142, 48KB for K144, 96KB for K146, 192KB for K148
   Security); Temperature (C: -40C to 85C)


### NOTE

Not all part number combinations are available. See S32K1xx\_Orderable\_Part\_Number\_List.xlsx attached with the Datasheet for list of standard orderable parts.

## Figure 4. Ordering information

S32K1xx Data Sheet, Rev. 8, 06/2018

### General



\*Note: VSSA and VSS are shorted at package level

Figure 6. Power diagram

# 4.5 LVR, LVD and POR operating requirements

Table 5.  $V_{DD}$  supply LVR, LVD and POR operating requirements

| Symbol                | Description   | Min. | Тур.  | Max. | Unit | Notes |
|-----------------------|---|------|-------|------|------|-------|
| V <sub>POR</sub>      | Rising and falling V <sub>DD</sub> POR detect voltage | 1.1  | 1.6   | 2.0  | V    |       |
| V <sub>LVR</sub>      | LVR falling threshold (RUN, HSRUN, and STOP modes)    | 2.50 | 2.58  | 2.7  | V    |       |
| V <sub>LVR_HYST</sub> | LVR hysteresis  | _    | 45    | _    | mV   | 1     |
| $V_{LVR\_LP}$         | LVR falling threshold (VLPS/VLPR modes)               | 1.97 | 2.22  | 2.44 | ٧    |       |
| V <sub>LVD</sub>      | Falling low-voltage detect threshold                  | 2.8  | 2.875 | 3    | V    |       |
| V <sub>LVD_HYST</sub> | LVD hysteresis  | _    | 50    | _    | mV   | 1     |

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

|                      |                          |     | VLPS (                            | μ <b>Α</b> ) <sup>2</sup> | VI                                | LPR (m.                                     | A)                              | STOP1<br>(mA) | STOP2<br>(mA) | _                    | I@48<br>(mA)        |                      | 64 MHz<br>nA)       |                      | 80 MHz<br>nA)       |                      | N@112<br>(mA) <sup>3</sup> |                               |
|----------------------|--------------------------|-----|-----------------------------------|---------------------------|-----------------------------------|---|---------------------------------|---------------|---------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|----------------------|----------------------------|-------------------------------|
| Chip/Device          | Ambient Temperature (°C) |     | Peripherals disabled <sup>5</sup> | Peripherals enabled       | Peripherals disabled <sup>6</sup> | Peripherals enabled use case 1 <sup>6</sup> | Peripherals enabled use case 27 |               |               | Peripherals disabled | Peripherals enabled        | IDD/MHz (μΑ/MHz) <sup>4</sup> |
|                      |                          | Max | 1637                              | 1694                      | 3.1                               | 3.21  | NA                              | 12.7          | 13.7          | 25                   | 32.9                | 30.7                 | 38.8                | 36                   | 43.8                | N                    | A                          | 450                           |
| S32K144              | 25                       | Тур | 29.8                              | 42                        | 1.48                              | 1.50  | 2.91                            | 7             | 7.7           | 19.7                 | 26.9                | 25.1                 | 33.3                | 30.2                 | 39.6                | 43.3                 | 55.6                       | 378                           |
|                      | 85                       | Тур | 150                               | 159                       | 1.72                              | 1.85  | 3.08                            | 7.2           | 8.1           | 20.4                 | 27.1                | 26.1                 | 33.5                | 30.5                 | 40                  | 43.9                 | 56.1                       | 381                           |
|                      |                          | Max | 359                               | 384                       | 2.60                              | 2.65  | NA                              | 9.2           | 9.9           | 23.2                 | 29.6                | 29.3                 | 36.2                | 34.8                 | 42.1                | 46.3                 | 59.7                       | 435                           |
|                      | 105                      | Тур | 256                               | 273                       | 1.80                              | 2.10  | 3.23                            | 7.8           | 8.5           | 20.6                 | 27.4                | 26.6                 | 33.8                | 31.2                 | 40.5                | 44.8                 | 57.1                       | 390                           |
|                      |                          | Max | 850                               | 900                       | 2.65                              | 2.70  | NA                              | 10.3          | 11.1          | 23.9                 | 30.6                | 30.3                 | 37.3                | 35.6                 | 43.5                | 47.9                 | 61.3                       | 445                           |
|                      | 125                      | Тур | NA                                | NA                        | NA                                | NA  | 3.65                            | NA            | NA            | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | N                    | A                          | NA                            |
|                      |                          | Max | 1960                              | 1998                      | 3.18                              | 3.25  | NA                              | 12.9          | 13.8          | 26.9                 | 33.6                | 35                   | 40.3                | 38.7                 | 46.8                | N                    | A                          | 484                           |
| S32K146              | 25                       | Тур | 37                                | 47                        | 1.57                              | 1.61  | 3.3                             | 8             | 9.2           | 23.4                 | 31.4                | 30.5                 | 40.2                | 36.2                 | 47.6                | 52                   | 68.3                       | 452                           |
|                      | 85                       | Тур | 207                               | 209                       | 1.79                              | 1.83  | 3.54                            | 8.9           | 10.1          | 24.4                 | 32.4                | 31.5                 | 41.3                | 37.2                 | 48.7                | 53.3                 | 69.8                       | 465                           |
|                      |                          | Max | 974                               | 981                       | 3.32                              | 3.38  | NA                              | 12.7          | 13.9          | 29.3                 | 37.9                | 36.7                 | 47                  | 42.4                 | 54.4                | 60.3                 | 78                         | 530                           |
|                      | 105                      | Тур | 419                               | 422                       | 1.99                              | 2.04  | 3.78                            | 9.8           | 11            | 25.3                 | 33.4                | 32.5                 | 42.2                | 38.1                 | 49.6                | 54.4                 | 70.8                       | 477                           |
|                      |                          | Max | 2004                              | 2017                      | 4.06                              | 4.13  | NA                              | 17.1          | 18.3          | 34.1                 | 42.6                | 41.3                 | 51.4                | 46.9                 | 58.8                | 65.7                 | 82.8                       | 587                           |
|                      | 125                      | Тур | NA                                | NA                        | NA                                | NA  | 4.44                            | NA            | NA            | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | N                    | A                          | NA                            |
|                      |                          | Max | 3358                              | 3380                      | 5.28                              | 5.38  | NA                              | 22.6          | 23.7          | 40.2                 | 48.8                | 47.3                 | 57.4                | 52.8                 | 64.8                | N                    | Α                          | 660                           |
| S32K148 <sup>8</sup> | 25                       | Тур | 38                                | 54                        | 2.17                              | 2.20  | 3.45                            | 8.5           | 9.6           | 27.6                 | 34.9                | 35.5                 | 45.3                | 42.1                 | 57.7                | 60.3                 | 83.3                       | 526                           |
|                      | 85                       | Тур | 336                               | 357                       | 2.30                              | 2.35  | 3.74                            | 10.1          | 11.1          | 29.1                 | 37.0                | 36.8                 | 46.6                | 43.4                 | 59.9                | 62.9                 | 88.7                       | 543                           |

## 5.3 DC electrical specifications at 3.3 V Range

### NOTE

For details on the pad types defined in Table 11 and Table 12, see Reference Manual section *IO Signal Table* and IO Signal Description Input Multiplexing sheet(s) attached with Reference Manual.

Table 11. DC electrical specifications at 3.3 V Range

| Symbol                         | Parameter   |                       | Value                    |                       | Unit | Notes |
|--------------------------------|---|-----------------------|--------------------------|-----------------------|------|-------|
|                                |   | Min.                  | Тур.                     | Max.                  | 1    |       |
| $V_{DD}$                       | I/O Supply Voltage  | 2.7                   | 3.3                      | 4                     | V    | 1     |
| V <sub>ih</sub>                | Input Buffer High Voltage   | $0.7 \times V_{DD}$   | _                        | V <sub>DD</sub> + 0.3 | V    | 2     |
| V <sub>il</sub>                | Input Buffer Low Voltage  | V <sub>SS</sub> – 0.3 | _                        | $0.3 \times V_{DD}$   | V    | 3     |
| V <sub>hys</sub>               | Input Buffer Hysteresis   | $0.06 \times V_{DD}$  | _                        | _                     | V    |       |
| Ioh <sub>GPIO</sub>            | I/O current source capability measured when   | 3.5                   | _                        | _                     | mA   |       |
| Ioh <sub>GPIO-HD_DSE_0</sub>   | $pad V_{oh} = (V_{DD} - 0.8 V)$   |                       |                          |                       |      |       |
| Iol <sub>GPIO</sub>            | I/O current sink capability measured when   | 3                     | _                        | _                     | mA   |       |
| Iol <sub>GPIO-HD_DSE_0</sub>   | pad $V_{ol} = 0.8 \text{ V}$  |                       |                          |                       |      |       |
| Ioh <sub>GPIO-HD_DSE_1</sub>   | I/O current source capability measured when pad $V_{oh} = (V_{DD} - 0.8 \text{ V})$                   | 14                    | _                        | _                     | mA   | 4     |
| Iol <sub>GPIO-HD_DSE_1</sub>   | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$                                | 12                    | _                        | _                     | mA   | 4     |
| loh <sub>GPIO-FAST_DSE_0</sub> | I/O current sink capability measured when pad V <sub>oh</sub> =V <sub>DD</sub> -0.8 V                 | 9.5                   | _                        | _                     | mA   | 5     |
| IOI <sub>GPIO-FAST_DSE_0</sub> | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$                                | 10                    | _                        | _                     | mA   | 5     |
| loh <sub>GPIO-FAST_DSE_1</sub> | I/O current sink capability measured when pad V <sub>oh</sub> =V <sub>DD</sub> -0.8 V                 | 16                    | _                        | _                     | mA   | 5     |
| Iol <sub>GPIO-FAST_DSE_1</sub> | I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$                                | 15.5                  | _                        | _                     | mA   | 5     |
| IOHT                           | Output high current total for all ports   | _                     |                          | 100                   | mA   |       |
| IIN                            | Input leakage current (per pin) for full tempera  | ture range at         | $V_{DD} = 3.3 \text{ V}$ | i                     | '    | 6     |
|                                | All pins other than high drive port pins  |                       | 0.005                    | 0.5                   | μA   |       |
|                                | High drive port pins <sup>7</sup>   |                       | 0.010                    | 0.5                   | μΑ   |       |
| R <sub>PU</sub>                | Internal pullup resistors   | 20                    |                          | 60                    | kΩ   | 8     |
| R <sub>PD</sub>                | Internal pulldown resistors   | 20                    |                          | 60                    | kΩ   | 9     |
|                                | All pins other than high drive port pins  High drive port pins <sup>7</sup> Internal pullup resistors | 20                    | 0.005                    | 0.5<br>0.5<br>60      | ŀ    | ıΑ    |

<sup>1.</sup> S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.

S32K1xx Data Sheet, Rev. 8, 06/2018

<sup>2.</sup> For reset pads, same V<sub>ih</sub> levels are applicable

<sup>3.</sup> For reset pads, same V<sub>il</sub> levels are applicable

<sup>4.</sup> The value given is measured at high drive strength mode. For value at low drive strength mode see the loh\_Standard value given above.

<sup>5.</sup> For refernce only. Run simulations with the IBIS model and custom board for accurate results.




Figure 8. Oscillator connections scheme

Table 17. External System Oscillator electrical specifications

| Symbol              | Description   | Min.                  | Тур. | Max.            | Unit | Notes |
|---------------------|---|-----------------------|------|-----------------|------|-------|
| g <sub>m</sub> xosc | Crystal oscillator transconductance                   |                       | -    |                 |      |       |
|                     | SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz                  | 2.2                   | _    | 13.7            | mA/V |       |
|                     | SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz                 | 16                    | _    | 47              | mA/V |       |
| V <sub>IL</sub>     | Input low voltage — EXTAL pin in external clock mode  | V <sub>SS</sub>       | _    | 1.15            | V    |       |
| V <sub>IH</sub>     | Input high voltage — EXTAL pin in external clock mode | 0.7 * V <sub>DD</sub> | _    | V <sub>DD</sub> | V    |       |
| C <sub>1</sub>      | EXTAL load capacitance                                | _                     | _    | _               |      | 1     |
| C <sub>2</sub>      | XTAL load capacitance                                 | _                     | _    | _               |      | 1     |
| R <sub>F</sub>      | Feedback resistor                                     |                       | •    | •               |      | 2     |
|                     | Low-gain mode (HGO=0)                                 | _                     | _    | _               | ΜΩ   |       |

## 6.2.3 System Clock Generation (SCG) specifications

# 6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications Table 19. Fast internal RC Oscillator electrical specifications

| Symbol                        | Parameter <sup>1</sup>   |      | Value |      | Unit               |
|-------------------------------|--|------|-------|------|--------------------|
|                               |  | Min. | Тур.  | Max. | ]                  |
| F <sub>FIRC</sub>             | FIRC target frequency  | _    | 48    | _    | MHz                |
| ΔF                            | Frequency deviation across process, voltage, and temperature < 105°C | _    | ±0.5  | ±1   | %F <sub>FIRC</sub> |
| ΔF125                         | Frequency deviation across process, voltage, and temperature < 125°C | _    | ±0.5  | ±1.1 | %F <sub>FIRC</sub> |
| T <sub>Startup</sub>          | Startup time   |      | 3.4   | 5    | μs²                |
| T <sub>JIT</sub> , 3          | Cycle-to-Cycle jitter  | _    | 300   | 500  | ps                 |
| T <sub>JIT</sub> <sup>3</sup> | Long term jitter over 1000 cycles                                    | _    | 0.04  | 0.1  | %F <sub>FIRC</sub> |

- 1. With FIRC regulator enable
- 2. Startup time is defined as the time between clock enablement and clock availability for system use.
- 3. FIRC as system clock

### NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

# 6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications Table 20. Slow internal RC oscillator (SIRC) electrical specifications

| Symbol               | Parameter  |      | Value |      | Unit               |
|----------------------|--|------|-------|------|--------------------|
|                      |  | Min. | Тур.  | Max. |                    |
| F <sub>SIRC</sub>    | SIRC target frequency  | _    | 8     | _    | MHz                |
| ΔF                   | Frequency deviation across process, voltage, and temperature < 105°C | _    | _     | ±3   | %F <sub>SIRC</sub> |
| ΔF125                | Frequency deviation across process, voltage, and temperature < 125°C | _    | _     | ±3.3 | %F <sub>SIRC</sub> |
| T <sub>Startup</sub> | Startup time   | _    | 9     | 12.5 | μs <sup>1</sup>    |

1. Startup time is defined as the time between clock enablement and clock availability for system use.

Table 23. Flash command timing specifications for S32K14x (continued)

| Symbol                    | Descrip   | Description <sup>1</sup>   |     | S32K142                             |     | S32K144                             |     | S32K146                             |     | S32K148                             |      |       |
|---------------------------|---|--|-----|-------------------------------------|-----|-------------------------------------|-----|-------------------------------------|-----|-------------------------------------|------|-------|
|                           |   |  | Тур | Max                                 | Тур | Max                                 | Тур | Max                                 | Тур | Max                                 | Unit | Notes |
|                           | setting (32-bit<br>write complete,<br>ready for next<br>32-bit write) | Last (Nth)<br>32-bit write<br>(time for<br>write only,<br>not cleanup) | 200 | 550                                 | 200 | 550                                 | 200 | 550                                 | 200 | 550                                 |      |       |
| t <sub>quickwrClnup</sub> | Quick Write<br>Cleanup<br>execution time                              | _  | _   | (# of<br>Quick<br>Writes<br>) * 2.0 | _   | (# of<br>Quick<br>Writes )<br>* 2.0 | _   | (# of<br>Quick<br>Writes<br>) * 2.0 | _   | (# of<br>Quick<br>Writes<br>) * 2.0 | ms   | 7     |

- 1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may
  be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 No EEPROM
  issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2× the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 μs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

| Symbol              | Descripti                     | on <sup>1</sup> | S32 | K116 | S   | 32K118 |      |       |
|---------------------|-------------------------------|-----------------|-----|------|-----|--------|------|-------|
|                     |                               |                 | Тур | Max  | Тур | Max    | Unit | Notes |
| t <sub>rd1blk</sub> | Read 1 Block execution        | 32 KB flash     | _   | 0.36 | _   | 0.36   | ms   |       |
|                     | time                          | 64 KB flash     | _   | _    | _   | _      | 1    |       |
|                     |                               | 128 KB flash    | _   | 1.2  | _   | _      | 1    |       |
|                     |                               | 256 KB flash    | _   | _    | _   | 2      | 1    |       |
|                     |                               | 512 KB flash    | _   | _    | _   | _      | 1    |       |
| t <sub>rd1sec</sub> | Read 1 Section                | 2 KB flash      | _   | 75   | _   | 75     | μs   |       |
|                     | execution time                | 4 KB flash      | _   | 100  | _   | 100    | 1    |       |
| t <sub>pgmchk</sub> | Program Check execution time  | _               | _   | 100  | _   | 100    | μs   |       |
| t <sub>pgm8</sub>   | Program Phrase execution time | _               | 90  | 225  | 90  | 225    | μs   |       |
| t <sub>ersblk</sub> | Erase Flash Block             | 32 KB flash     | 15  | 300  | 15  | 300    | ms   | 2     |
|                     | execution time                | 64 KB flash     | _   | _    | _   | _      | 1    |       |
|                     |                               | 128 KB flash    | 120 | 1100 | _   | _      | 1    |       |
|                     |                               | 256 KB flash    | _   | _    | 250 | 2125   | 1    |       |
|                     |                               | 512 KB flash    | _   | _    | _   | _      |      |       |

Table continues on the next page...

## Memory and memory interfaces

Table 24. Flash command timing specifications for S32K11x (continued)

| Symbol                  | Description  | on <sup>1</sup>        | S3   | 2K116 | S    | 32K118 |      |       |
|-------------------------|--|------------------------|------|-------|------|--------|------|-------|
|                         |  |                        | Тур  | Max   | Тур  | Max    | Unit | Notes |
| t <sub>ersscr</sub>     | Erase Flash Sector execution time                      | _                      | 12   | 130   | 12   | 130    | ms   | 2     |
| t <sub>pgmsec1k</sub>   | Program Section<br>execution time (1 KB<br>flash)      | _                      | 5    | _     | 5    | _      | ms   |       |
| t <sub>rd1all</sub>     | Read 1s All Block execution time                       | _                      | _    | 1.7   | _    | 2.8    | ms   |       |
| t <sub>rdonce</sub>     | Read Once execution time                               | _                      | _    | 30    | _    | 30     | μs   |       |
| t <sub>pgmonce</sub>    | Program Once execution time                            | _                      | 90   | _     | 90   | _      | μs   |       |
| t <sub>ersall</sub>     | Erase All Blocks execution time                        | _                      | 150  | 1500  | 230  | 2500   | ms   | 2     |
| t <sub>vfykey</sub>     | Verify Backdoor Access<br>Key execution time           | _                      | _    | 35    | _    | 35     | μs   |       |
| t <sub>ersallu</sub>    | Erase All Blocks<br>Unsecure execution time            | _                      | 150  | 1500  | 230  | 2500   | ms   | 2     |
| t <sub>pgmpart</sub>    | Program Partition for EEPROM execution time            | 32 KB EEPROM<br>backup | 71   | _     | 71   | _      | ms   | 3     |
|                         |  | 64 KB EEPROM<br>backup | _    | _     | _    | _      |      |       |
| t <sub>setram</sub>     | Set FlexRAM Function execution time                    | Control Code<br>0xFF   | 0.08 | _     | 0.08 | _      | ms   | 3     |
|                         |  | 32 KB EEPROM<br>backup | 0.8  | 1.2   | 0.8  | 1.2    |      |       |
|                         |  | 48 KB EEPROM<br>backup | _    | _     | _    | _      |      |       |
|                         |  | 64 KB EEPROM<br>backup | _    | _     | _    | _      |      |       |
| t <sub>eewr8b</sub>     | Byte write to FlexRAM execution time                   | 32 KB EEPROM<br>backup | 385  | 1700  | 385  | 1700   | μs   | 3,4   |
|                         |  | 48 KB EEPROM<br>backup | _    | _     | _    | _      |      |       |
|                         |  | 64 KB EEPROM<br>backup |      | _     | _    | _      |      |       |
| t <sub>eewr16b</sub>    | 16-bit write to FlexRAM execution time                 | 32 KB EEPROM<br>backup | 385  | 1700  | 385  | 1700   | μs   | 3,4   |
|                         |  | 48 KB EEPROM<br>backup | _    | _     | _    | _      |      |       |
|                         |  | 64 KB EEPROM<br>backup | _    | _     | _    |        |      |       |
| t <sub>eewr32bers</sub> | 32-bit write to erased FlexRAM location execution time | _                      | 360  | 2000  | 360  | 2000   | μs   |       |

### **Analog modules**




Figure 12. QuadSPI output timing (HyperRAM mode) diagram

# 6.4 Analog modules

## 6.4.1 ADC electrical specifications

# 6.4.1.1 12-bit ADC operating conditions Table 27. 12-bit ADC operating conditions

| Symbol            | Description                           | Conditions                | Min.  | Typ. <sup>1</sup>  | Max.  | Unit | Notes |
|-------------------|---------------------------------------|---------------------------|---|--------------------|---|------|-------|
| V <sub>REFH</sub> | ADC reference voltage high            |                           | See Voltage<br>and current<br>operating<br>requirements<br>for values | $V_{\mathrm{DDA}}$ | See Voltage<br>and current<br>operating<br>requirements<br>for values | V    | 2     |
| V <sub>REFL</sub> | ADC reference voltage low             |                           | See Voltage<br>and current<br>operating<br>requirements<br>for values | 0                  | See Voltage<br>and current<br>operating<br>requirements<br>for values | mV   | 2     |
| V <sub>ADIN</sub> | Input voltage                         |                           | V <sub>REFL</sub>   | _                  | $V_{REFH}$  | V    |       |
| R <sub>S</sub>    | Source impedendance                   | f <sub>ADCK</sub> < 4 MHz | _   | _                  | 5   | kΩ   |       |
| R <sub>SW1</sub>  | Channel Selection Switch<br>Impedance |                           | _   | 0.75               | 1.2   | kΩ   |       |
| R <sub>AD</sub>   | Sampling Switch Impedance             |                           | _   | 2                  | 5   | kΩ   |       |
| C <sub>P1</sub>   | Pin Capacitance                       |                           | _   | 10                 | _   | pF   |       |
| C <sub>P2</sub>   | Analog Bus Capacitance                |                           | _   | _                  | 4   | pF   |       |
| C <sub>S</sub>    | Sampling capacitance                  |                           | _   | 4                  | 5   | pF   |       |

Table continues on the next page...

### **Communication modules**




Figure 22. SAI Timing — Master modes

Table 34. Slave mode timing specifications

| Symbol                            | Description                            | Min. | Max. | Unit        |
|-----------------------------------|--|------|------|-------------|
| _                                 | Operating voltage                      | 2.97 | 3.6  | V           |
| S13                               | SAI_BCLK cycle time (input)            | 80   | _    | ns          |
| S14 <sup>1</sup>                  | SAI_BCLK pulse width high/low (input)  | 45%  | 55%  | BCLK period |
| S15                               | SAI_RXD input setup before SAI_BCLK    | 8    | _    | ns          |
| S16                               | SAI_RXD input hold after<br>SAI_BCLK   | 2    | _    | ns          |
| S17                               | SAI_BCLK to SAI_TXD output valid       | _    | 28   | ns          |
| S18                               | S18 SAI_BCLK to SAI_TXD output invalid |      | _    | ns          |
| S19                               | SAI_FS input setup before SAI_BCLK     |      | _    | ns          |
| S20                               | SAI_FS input hold after SAI_BCLK       | 2    | _    | ns          |
| S21                               | SAI_BCLK to SAI_FS output valid        | _    | 28   | ns          |
| SAI_BCLK to SAI_FS output invalid |  | 0    | _    | ns          |

<sup>1.</sup> The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI\_BCLK input. Any change in SAI\_BCLK duty cycle input must be taken care during the board design or by the master timing.




Figure 24. MII receive diagram




Figure 25. MII transmit signal diagram

The following table describes the RMII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

Table 36. RMII signal switching specifications

| Symbol       | Description                              | Min. | Max. | Unit            |
|--------------|--|------|------|-----------------|
| _            | RMII input clock RMII_CLK Frequency      | _    | 50   | MHz             |
| RMII1, RMII5 | RMII_CLK pulse width high                | 35%  | 65%  | RMII_CLK period |
| RMII2, RMII6 | RMII_CLK pulse width low                 | 35%  | 65%  | RMII_CLK period |
| RMII3        | RXD[1:0], CRS_DV, RXER to RMII_CLK setup | 4    | _    | ns              |
| RMII4        | RMII_CLK to RXD[1:0], CRS_DV, RXER hold  | 2    | _    | ns              |

Table continues on the next page...

S32K1xx Data Sheet, Rev. 8, 06/2018

Table 37. MDIO timing specifications (continued)

| Symbol | Description  | Min. | Max. | Unit       |
|--------|--|------|------|------------|
| MDC1   | MDC pulse width high   | 40%  | 60%  | MDC period |
| MDC2   | MDC pulse width low  | 40%  | 60%  | MDC period |
| MDC3   | MDIO (input) to MDC rising edge setup                                    |      | _    | ns         |
| MDC4   | MDIO (input) to MDC rising edge hold                                     | 0    | _    | ns         |
| MDC5   | MDC5 MDC falling edge to MDIO output valid (maximum propagation delay)   |      | 25   | ns         |
| MDC6   | MDC6 MDC falling edge to MDIO output invalid (minimum propagation delay) |      | I    | ns         |




Figure 28. MII/RMII serial management channel timing diagram

## 6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

# 6.6 Debug modules

## 6.6.1 SWD electrical specofications




Figure 34. Test Access Port timing

## 7 Thermal attributes

## 7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

## **NOTE**

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

## 7.2 Thermal characteristics

## Table 42. Thermal characteristics for the 100 MAPBGA package

| Rating  | Conditions              | Symbol           |                 | Values |         |      |
|---|-------------------------|------------------|-----------------|--------|---------|------|
|   |                         |                  | S32K146 S32K144 |        | S32K148 |      |
| Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>    | Single layer board (1s) | $R_{	hetaJA}$    | 57.2            | 61.0   | 52.5    | °C/W |
| Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2, 3</sup> | Four layer board (2s2p) | $R_{	hetaJA}$    | 32.1            | 35.6   | 27.5    | °C/W |
| Thermal resistance, Junction to Ambient (@200 ft/min) 1,2,3                     | Single layer board (1s) | $R_{\theta JMA}$ | 44.1            | 46.6   | 39.0    | °C/W |
| Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 3</sup>           | Two layer board (2s2p)  | $R_{	heta JMA}$  | 27.2            | 30.9   | 22.8    | °C/W |
| Thermal resistance, Junction to Board <sup>4</sup>                              | _                       | $R_{\theta JB}$  | 15.3            | 18.9   | 11.2    | °C/W |
| Thermal resistance, Junction to Case <sup>5</sup>                               | _                       | $R_{	heta JC}$   | 10.2            | 14.2   | 7.5     | °C/W |
| Thermal resistance, Junction to Package Top outside center <sup>6</sup>         | _                       | Ψлт              | 0.2             | 0.4    | 0.2     | °C/W |
| Thermal resistance, Junction to Package Bottom outside center <sup>7</sup>      | _                       | ΨЈВ              | 12.2            | 15.9   | 18.3    | °C/W |

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- 7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

# Table 43. Revision History (continued)

| Rev. No. | Date          | Substantial Changes   |
|----------|---------------|---|
|          |               | Updated values for V <sub>REFH</sub> and V <sub>REFL</sub> to add reference to the section "voltage and current operating requirments" for Min and Max valaues  Updated footnote to Typ. Removed footnote from RAS Analog source resistance Updated figure: ADC input impedance equivalency diagram  In table: 12-bit ADC characteristics (2.7 V to 3 V) (V <sub>REFH</sub> = V <sub>DDA</sub> , V <sub>REFL</sub> = V <sub>SS</sub> ) Removed rows for V <sub>TEMP_S</sub> and V <sub>TEMP25</sub> Updated footnote to Typ.  In table: 12-bit ADC characteristics (3 V to 5.5 V)(V <sub>REFH</sub> = V <sub>DDA</sub> , V <sub>REFL</sub> = V <sub>SS</sub> ) Removed number for TUE Updated footnote to Typ.  In table: Comparator with 8-bit DAC electrical specifications Updated Typ. of I <sub>DDLS</sub> Supply current, Low-speed mode Updated Typ. of I <sub>DLS</sub> Propagation delay, Low-speed mode Updated Typ. of I <sub>DHSS</sub> Propagation delay, High-speed mode Updated Typ. of I <sub>DHSS</sub> Propagation delay, High-speed mode Updated tow for I <sub>DAC</sub> Initialization and switching settling time Updated section LPSPI electrical specifications Added section: SAI electrical specifications Added section: Clockout frequency Added section: Trace electrical specifications Updated table: Table 41: Updated numbers for S32K142 and S32K148 Updated Document number for 32-pin QFN in topic Obtaining package dimensions |
| 3        | 14 March 2017 | <ul> <li>In Table 2</li> <li>Updated min. value of V<sub>DD_OFF</sub></li> <li>Added parameter I<sub>INJSUM_AF</sub></li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Power consumption</li> <li>Updated footnote to T<sub>SPLL_LOCK</sub> in SPLL electrical specifications</li> <li>In 12-bit ADC electrical characteristics</li> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table '</li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub></li> <li>Removed footnote 'All the parameters in this table '</li> <li>In Flash timing specifications — commands updated Max. value of t<sub>vfykey</sub> to 33 μs</li> </ul>  |
| 4        | 02 June 2017  | <ul> <li>In section: Block diagram, added block diagram for S32K11x series.</li> <li>Updated figure: S32K1xx product series comparison.</li> <li>In section: Selecting orderable part number, added reference to attachement S32K_Part_Numbers.xlsx.</li> <li>In section: Ordering information <ul> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In Table 1,</li> </ul>   |

Table continues on the next page...

rabio continuos en are next page..

S32K1xx Data Sheet, Rev. 8, 06/2018

NXP Semiconductors

79

## **Table 43. Revision History**

| Rev. No. | Date | Substantial Changes  |
|----------|------|--|
| Rev. No. | Date | Added footnote 'For S32K11x − FIRC/SOSC/FIRC/LPO; For S32K14x − FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled'      Updated numbers for:  |
|          |      | value to 1.6  • Updated 'Data Input Setup Time' DDR External DQS min. value to 2  • Updated 'Data Input Hold Time' DDR External DQS min. value to 20  • Upadted figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram'   |
|          |      | <ul> <li>In 12-bit ADC electrical characteristics:         <ul> <li>Added note 'On reduced pin packages where '</li> <li>Removed max. value of 'I<sub>DDA_ADC</sub>'</li> <li>Added note 'Due to triple '</li> </ul> </li> <li>In 12-bit ADC operating conditions, removed parameter 'ΔV<sub>DDA</sub>'</li> <li>In CMP with 8-bit DAC electrical specifications:         <ul> <li>Updated Typ. and Max. values of 'I<sub>DDLS</sub>'</li> </ul> </li> </ul> |
|          |      | <ul> <li>Upadted Typ. value of 't<sub>DHSB</sub>'</li> <li>Updated Typ. value of 'V<sub>HYST1</sub>', 'V<sub>HYST2</sub>', and 'V<sub>HYST3</sub>'</li> <li>In LPSPI electrical specifications:</li> <li>Updated 'f<sub>periph</sub>' and 'f<sub>op</sub>', and 't<sub>SPSCK</sub>'</li> </ul>   |

# Table 43. Revision History (continued)

| Rev. No. | Date          | Substantial Changes   |
|----------|---------------|---|
|          |               | <ul> <li>Updated 3.3 V numbers and added footnote against f<sub>op</sub>, t<sub>SU</sub>, ans t<sub>V</sub> in HSRUN Mode</li> <li>Added footnote to 't<sub>WSPSCK</sub>'</li> <li>Updated Thermal characteristics for S32K11x</li> </ul>   |
| 6        | 31 Jan 2018   | <ul> <li>Changed the representation of ARM trademark throughout.</li> <li>Removed S32K142 from 'Caution'</li> <li>In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K14x family, added the following footnote: <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block</li> </ul> </li> <li>Updated figure: S32K1xx product series comparison : <ul> <li>Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'.</li> <li>Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148.</li> <li>Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'.</li> </ul> </li> <li>Updated Ordering information <ul> <li>Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118.</li> </ul> </li> </ul>  |
| 7        | 19 April 2018 | <ul> <li>Changed Caution to Notes</li> <li>Updated the wordings of Notes and removed S32K146</li> <li>Added 'Following two are the available'</li> <li>In 'Key features': <ul> <li>Editorial updates</li> <li>Updated the note under Power management, Memory and memory interfaces, and Safety and security.</li> <li>Updated FlexIO under Communications interfaces</li> <li>Added ENET and SAI under Communications interfaces</li> <li>Updated Cryptographic Services Engine (CSEc) under 'Safety and security'</li> </ul> </li> <li>In High-level architecture diagram for the S32K14x family: <ul> <li>Minor editorial updates</li> <li>Updated note 3</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family: <ul> <li>Minor editorial updates</li> </ul> </li> <li>In figure: S32K1xx product series comparison: <ul> <li>Editorial updates</li> </ul> </li> <li>Updated Frequency for S32K14x</li> <li>Updated footnote 4</li> <li>Added footnote 5</li> </ul> <li>In Ordering information: <ul> <li>Renamed section, updated the starting paragraph</li> <li>Updated the figure</li> </ul> </li> <li>In Voltage and current operating requirements, updated the note</li> <li>In Power consumption: <ul> <li>Updated specs for S32K146</li> <li>Removed section 'Modes configuration', amd moved its content under the fisrt paragraph.</li> </ul> </li> <li>In 12-bit ADC operating conditions:</li> |

Table continues on the next page...

S32K1xx Data Sheet, Rev. 8, 06/2018



How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP. the NXP logo. NXP SECURE CONNECTIONS FOR A SMARTER WORLD. COOLFLUX. EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2018 NXP B.V.

Document Number S32K1XX Revision 8, 06/2018



