



Welcome to [E-XFL.COM](https://www.e-xfl.com)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	89
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hat0cllt



1: On this device, NXP's system MPU implements the safety mechanisms to prevent masters from accessing restricted memory regions. This system MPU provides memory protection at the level of the Crossbar Switch. Crossbar master (Core, DMA) can be assigned different access rights to each protected memory region. The Arm M0+ core version in this family does not integrate the Arm Core MPU, which would concurrently monitor only core-initiated memory accesses. In this document, the term MPU refers to NXP's system MPU.

2: For the device-specific sizes, see the "On-chip SRAM sizes" table in the "Memories and Memory Interfaces" chapter of the S32K1xx Series Reference Manual.

Key:

Device architectural IP on all S32K devices
Peripherals present on all S32K devices
Peripherals present on selected S32K devices (see the "Feature Comparison" section)

Figure 2. High-level architecture diagram for the S32K11x family

2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

NOTE


Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal*

3 Ordering information

3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx_Orderable_Part_Number_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

3.2 Ordering information




- CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
- Not supported yet
- Part numbers no longer offered as standard include:
Ordering Option X (M:64MHz); Ordering Option Y (N: limited RAM. 16KB for K142, 48KB for K144, 96KB for K146, 192KB for K148
S: Security); Temperature (C: -40C to 85C)

NOTE

Not all part number combinations are available. See S32K1xx_Orderable_Part_Number_List.xlsx attached with the Datasheet for list of standard orderable parts.

Figure 4. Ordering information



*Note: VSSA and VSS are shorted at package level

Figure 6. Power diagram

4.5 LVR, LVD and POR operating requirements

Table 5. V_{DD} supply LVR, LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Rising and falling V_{DD} POR detect voltage	1.1	1.6	2.0	V	
V_{LVR}	LVR falling threshold (RUN, HSRUN, and STOP modes)	2.50	2.58	2.7	V	
V_{LVR_HYST}	LVR hysteresis	—	45	—	mV	1
V_{LVR_LP}	LVR falling threshold (VLPS/VLPR modes)	1.97	2.22	2.44	V	
V_{LVD}	Falling low-voltage detect threshold	2.8	2.875	3	V	
V_{LVD_HYST}	LVD hysteresis	—	50	—	mV	1

Table continues on the next page...

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

Chip/Device	Ambient Temperature (°C)		VLPS (μA) ²		VLPR (mA)			STOP1 (mA)	STOP2 (mA)	RUN@48 MHz (mA)		RUN@64 MHz (mA)		RUN@80 MHz (mA)		HSRUN@112 MHz (mA) ³		IDD/MHz (μA/MHz) ⁴
			Peripherals disabled ⁵	Peripherals enabled	Peripherals disabled ⁶	Peripherals enabled use case 1 ⁶	Peripherals enabled use case 2 ⁷			Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	
		Max	1637	1694	3.1	3.21	NA	12.7	13.7	25	32.9	30.7	38.8	36	43.8	NA		450
S32K144	25	Typ	29.8	42	1.48	1.50	2.91	7	7.7	19.7	26.9	25.1	33.3	30.2	39.6	43.3	55.6	378
	85	Typ	150	159	1.72	1.85	3.08	7.2	8.1	20.4	27.1	26.1	33.5	30.5	40	43.9	56.1	381
		Max	359	384	2.60	2.65	NA	9.2	9.9	23.2	29.6	29.3	36.2	34.8	42.1	46.3	59.7	435
	105	Typ	256	273	1.80	2.10	3.23	7.8	8.5	20.6	27.4	26.6	33.8	31.2	40.5	44.8	57.1	390
		Max	850	900	2.65	2.70	NA	10.3	11.1	23.9	30.6	30.3	37.3	35.6	43.5	47.9	61.3	445
	125	Typ	NA	NA	NA	NA	3.65	NA	NA	NA	NA	NA	NA	NA	NA	NA		NA
		Max	1960	1998	3.18	3.25	NA	12.9	13.8	26.9	33.6	35	40.3	38.7	46.8	NA		484
S32K146	25	Typ	37	47	1.57	1.61	3.3	8	9.2	23.4	31.4	30.5	40.2	36.2	47.6	52	68.3	452
	85	Typ	207	209	1.79	1.83	3.54	8.9	10.1	24.4	32.4	31.5	41.3	37.2	48.7	53.3	69.8	465
		Max	974	981	3.32	3.38	NA	12.7	13.9	29.3	37.9	36.7	47	42.4	54.4	60.3	78	530
	105	Typ	419	422	1.99	2.04	3.78	9.8	11	25.3	33.4	32.5	42.2	38.1	49.6	54.4	70.8	477
		Max	2004	2017	4.06	4.13	NA	17.1	18.3	34.1	42.6	41.3	51.4	46.9	58.8	65.7	82.8	587
	125	Typ	NA	NA	NA	NA	4.44	NA	NA	NA	NA	NA	NA	NA	NA	NA		NA
		Max	3358	3380	5.28	5.38	NA	22.6	23.7	40.2	48.8	47.3	57.4	52.8	64.8	NA		660
S32K148 ⁸	25	Typ	38	54	2.17	2.20	3.45	8.5	9.6	27.6	34.9	35.5	45.3	42.1	57.7	60.3	83.3	526
	85	Typ	336	357	2.30	2.35	3.74	10.1	11.1	29.1	37.0	36.8	46.6	43.4	59.9	62.9	88.7	543

Table continues on the next page...

5.3 DC electrical specifications at 3.3 V Range

NOTE

For details on the pad types defined in [Table 11](#) and [Table 12](#), see Reference Manual section *IO Signal Table* and IO Signal Description Input Multiplexing sheet(s) attached with Reference Manual.

Table 11. DC electrical specifications at 3.3 V Range

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V_{DD}	I/O Supply Voltage	2.7	3.3	4	V	1
V_{ih}	Input Buffer High Voltage	$0.7 \times V_{DD}$	—	$V_{DD} + 0.3$	V	2
V_{il}	Input Buffer Low Voltage	$V_{SS} - 0.3$	—	$0.3 \times V_{DD}$	V	3
V_{hys}	Input Buffer Hysteresis	$0.06 \times V_{DD}$	—	—	V	
$I_{oh_{GPIO}}$ $I_{oh_{GPIO-HD_DSE_0}}$	I/O current source capability measured when pad $V_{oh} = (V_{DD} - 0.8 \text{ V})$	3.5	—	—	mA	
$I_{ol_{GPIO}}$ $I_{ol_{GPIO-HD_DSE_0}}$	I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$	3	—	—	mA	
$I_{oh_{GPIO-HD_DSE_1}}$	I/O current source capability measured when pad $V_{oh} = (V_{DD} - 0.8 \text{ V})$	14	—	—	mA	4
$I_{ol_{GPIO-HD_DSE_1}}$	I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$	12	—	—	mA	4
$I_{oh_{GPIO-FAST_DSE_0}}$	I/O current sink capability measured when pad $V_{oh}=V_{DD}-0.8 \text{ V}$	9.5	—	—	mA	5
$I_{ol_{GPIO-FAST_DSE_0}}$	I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$	10	—	—	mA	5
$I_{oh_{GPIO-FAST_DSE_1}}$	I/O current sink capability measured when pad $V_{oh}=V_{DD}-0.8 \text{ V}$	16	—	—	mA	5
$I_{ol_{GPIO-FAST_DSE_1}}$	I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$	15.5	—	—	mA	5
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temperature range at $V_{DD} = 3.3 \text{ V}$					6
	All pins other than high drive port pins		0.005	0.5	μA	
	High drive port pins ⁷		0.010	0.5	μA	
R_{PU}	Internal pullup resistors	20		60	$k\Omega$	8
R_{PD}	Internal pulldown resistors	20		60	$k\Omega$	9

1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
2. For reset pads, same V_{ih} levels are applicable
3. For reset pads, same V_{il} levels are applicable
4. The value given is measured at high drive strength mode. For value at low drive strength mode see the $I_{oh_Standard}$ value given above.
5. For reference only. Run simulations with the IBIS model and custom board for accurate results.




Figure 8. Oscillator connections scheme

Table 17. External System Oscillator electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
g_{mXOSC}	Crystal oscillator transconductance					
	SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz	2.2	—	13.7	mA/V	
	SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz	16	—	47	mA/V	
V_{IL}	Input low voltage — EXTAL pin in external clock mode	V_{SS}	—	1.15	V	
V_{IH}	Input high voltage — EXTAL pin in external clock mode	$0.7 \cdot V_{DD}$	—	V_{DD}	V	
C_1	EXTAL load capacitance	—	—	—		1
C_2	XTAL load capacitance	—	—	—		1
R_F	Feedback resistor					2
	Low-gain mode (HGO=0)	—	—	—	MΩ	

Table continues on the next page...

6.2.3 System Clock Generation (SCG) specifications

6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications

Table 19. Fast internal RC Oscillator electrical specifications

Symbol	Parameter ¹	Value			Unit
		Min.	Typ.	Max.	
F_{FIRC}	FIRC target frequency	—	48	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	±0.5	±1	% F_{FIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	±0.5	±1.1	% F_{FIRC}
$T_{Startup}$	Startup time		3.4	5	μs ²
T_{JIT} ³	Cycle-to-Cycle jitter	—	300	500	ps
T_{JIT} ³	Long term jitter over 1000 cycles	—	0.04	0.1	% F_{FIRC}

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock

NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications

Table 20. Slow internal RC oscillator (SIRC) electrical specifications

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
F_{SIRC}	SIRC target frequency	—	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	—	±3	% F_{SIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	—	±3.3	% F_{SIRC}
$T_{Startup}$	Startup time	—	9	12.5	μs ¹

1. Startup time is defined as the time between clock enablement and clock availability for system use.

Table 23. Flash command timing specifications for S32K14x (continued)

Symbol	Description ¹		S32K142		S32K144		S32K146		S32K148		Unit Notes	
			Typ	Max	Typ	Max	Typ	Max	Typ	Max		
	setting (32-bit write complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	200	550	200	550		
$t_{\text{quickwrClnup}}$	Quick Write Cleanup execution time	—	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	ms	7

1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 μ s, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

Symbol	Description ¹		S32K116		S32K118		Unit Notes	
			Typ	Max	Typ	Max		
t_{rd1blk}	Read 1 Block execution time	32 KB flash	—	0.36	—	0.36	ms	
		64 KB flash	—	—	—	—		
		128 KB flash	—	1.2	—	—		
		256 KB flash	—	—	—	2		
		512 KB flash	—	—	—	—		
t_{rd1sec}	Read 1 Section execution time	2 KB flash	—	75	—	75	μ s	
		4 KB flash	—	100	—	100		
t_{pgmchk}	Program Check execution time	—	—	100	—	100	μ s	
t_{pgm8}	Program Phrase execution time	—	90	225	90	225	μ s	
t_{ersblk}	Erase Flash Block execution time	32 KB flash	15	300	15	300	ms	2
		64 KB flash	—	—	—	—		
		128 KB flash	120	1100	—	—		
		256 KB flash	—	—	250	2125		
		512 KB flash	—	—	—	—		

Table continues on the next page...

Table 24. Flash command timing specifications for S32K11x (continued)

Symbol	Description ¹		S32K116		S32K118		Unit		Notes
			Typ	Max	Typ	Max			
t _{ersscr}	Erase Flash Sector execution time	—	12	130	12	130	ms		2
t _{pgmsec1k}	Program Section execution time (1 KB flash)	—	5	—	5	—	ms		
t _{rd1all}	Read 1s All Block execution time	—	—	1.7	—	2.8	ms		
t _{rdonce}	Read Once execution time	—	—	30	—	30	μs		
t _{pgmonce}	Program Once execution time	—	90	—	90	—	μs		
t _{ersall}	Erase All Blocks execution time	—	150	1500	230	2500	ms		2
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	35	—	35	μs		
t _{ersallu}	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms		2
t _{pgmpart}	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	—	71	—	ms		3
		64 KB EEPROM backup	—	—	—	—			
t _{setram}	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	—	ms		3
		32 KB EEPROM backup	0.8	1.2	0.8	1.2			
		48 KB EEPROM backup	—	—	—	—			
		64 KB EEPROM backup	—	—	—	—			
t _{eewr8b}	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs		3-4
		48 KB EEPROM backup	—	—	—	—			
		64 KB EEPROM backup	—	—	—	—			
t _{eewr16b}	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs		3-4
		48 KB EEPROM backup	—	—	—	—			
		64 KB EEPROM backup	—	—	—	—			
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs		

Table continues on the next page...




Figure 12. QuadSPI output timing (HyperRAM mode) diagram

6.4 Analog modules

6.4.1 ADC electrical specifications

6.4.1.1 12-bit ADC operating conditions

Table 27. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{REFH}	ADC reference voltage high		See Voltage and current operating requirements for values	V_{DDA}	See Voltage and current operating requirements for values	V	2
V_{REFL}	ADC reference voltage low		See Voltage and current operating requirements for values	0	See Voltage and current operating requirements for values	mV	2
V_{ADIN}	Input voltage		V_{REFL}	—	V_{REFH}	V	
R_S	Source impedandance	$f_{ADCK} < 4 \text{ MHz}$	—	—	5	k Ω	
R_{SW1}	Channel Selection Switch Impedance		—	0.75	1.2	k Ω	
R_{AD}	Sampling Switch Impedance		—	2	5	k Ω	
C_{P1}	Pin Capacitance		—	10	—	pF	
C_{P2}	Analog Bus Capacitance		—	—	4	pF	
C_S	Sampling capacitance		—	4	5	pF	

Table continues on the next page...




Figure 22. SAI Timing — Master modes

Table 34. Slave mode timing specifications

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S13	SAI_BCLK cycle time (input)	80	—	ns
S14 ¹	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S15	SAI_RXD input setup before SAI_BCLK	8	—	ns
S16	SAI_RXD input hold after SAI_BCLK	2	—	ns
S17	SAI_BCLK to SAI_TXD output valid	—	28	ns
S18	SAI_BCLK to SAI_TXD output invalid	0	—	ns
S19	SAI_FS input setup before SAI_BCLK	8	—	ns
S20	SAI_FS input hold after SAI_BCLK	2	—	ns
S21	SAI_BCLK to SAI_FS output valid	—	28	ns
S22	SAI_BCLK to SAI_FS output invalid	0	—	ns

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing.




Figure 24. MII receive diagram




Figure 25. MII transmit signal diagram

The following table describes the RMII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.


Table 36. RMII signal switching specifications

Symbol	Description	Min.	Max.	Unit
—	RMII input clock RMII_CLK Frequency	—	50	MHz
RMII1, RMII5	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2, RMII6	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	ns

Table continues on the next page...

Table 37. MDIO timing specifications (continued)

Symbol	Description	Min.	Max.	Unit
MDC1	MDC pulse width high	40%	60%	MDC period
MDC2	MDC pulse width low	40%	60%	MDC period
MDC3	MDIO (input) to MDC rising edge setup	25	—	ns
MDC4	MDIO (input) to MDC rising edge hold	0	—	ns
MDC5	MDC falling edge to MDIO output valid (maximum propagation delay)	—	25	ns
MDC6	MDC falling edge to MDIO output invalid (minimum propagation delay)	-10	—	ns

**Figure 28. MII/RMII serial management channel timing diagram**

6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

6.6 Debug modules

6.6.1 SWD electrical specifications




Figure 34. Test Access Port timing

7 Thermal attributes

7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

7.2 Thermal characteristics

Table 42. Thermal characteristics for the 100 MAPBGA package

Rating	Conditions	Symbol	Values			Unit
			S32K146	S32K144	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Single layer board (1s)	R _{θJA}	57.2	61.0	52.5	°C/W
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2, 3}	Four layer board (2s2p)	R _{θJA}	32.1	35.6	27.5	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 2, 3}	Single layer board (1s)	R _{θJMA}	44.1	46.6	39.0	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3}	Two layer board (2s2p)	R _{θJMA}	27.2	30.9	22.8	°C/W
Thermal resistance, Junction to Board ⁴	—	R _{θJB}	15.3	18.9	11.2	°C/W
Thermal resistance, Junction to Case ⁵	—	R _{θJC}	10.2	14.2	7.5	°C/W
Thermal resistance, Junction to Package Top outside center ⁶	—	Ψ _{JT}	0.2	0.4	0.2	°C/W
Thermal resistance, Junction to Package Bottom outside center ⁷	—	Ψ _{JB}	12.2	15.9	18.3	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> Updated values for V_{REFH} and V_{REFL} to add reference to the section "voltage and current operating requirements" for Min and Max values Updated footnote to Typ. Removed footnote from RAS Analog source resistance Updated figure: ADC input impedance equivalency diagram In table: 12-bit ADC characteristics (2.7 V to 3 V) ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$) <ul style="list-style-type: none"> Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V) ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$) <ul style="list-style-type: none"> Removed rows for V_{TEMP_S} and V_{TEMP25} Removed number for TUE Updated footnote to Typ. In table: Comparator with 8-bit DAC electrical specifications <ul style="list-style-type: none"> Updated Typ. of I_{DDL5} Supply current, Low-speed mode Updated Typ. of t_{DLSB} Propagation delay, Low-speed mode Updated Typ. of t_{DHSS} Propagation delay, High-speed mode Updated t_{DLSS} Propagation delay Added row for t_{DDAC} Initialization and switching settling time Updated footnote Updated section LPSPi electrical specifications Added section: SAI electrical specifications Updated section: Ethernet AC specifications Added section: Clockout frequency Added section: Trace electrical specifications Updated table: Table 41 : Updated numbers for S32K142 and S32K148 Updated table: Table 42 : Updated numbers for S32K148 Updated Document number for 32-pin QFN in topic Obtaining package dimensions
3	14 March 2017	<ul style="list-style-type: none"> In Table 2 <ul style="list-style-type: none"> Updated min. value of V_{DD_OFF} Added parameter I_{INJSUM_AF} Updated Power mode transition operating behaviors Updated Power consumption Updated footnote to T_{SPLL_LOCK} in SPLL electrical specifications In 12-bit ADC electrical characteristics <ul style="list-style-type: none"> Updated table: 12-bit ADC characteristics (2.7 V to 3 V) ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$) <ul style="list-style-type: none"> Added typ. value to I_{DDA_ADC}, TUE, DNL, and INL Added min. value to SMPLTS Removed footnote 'All the parameters in this table ... ' Updated table: 12-bit ADC characteristics (3 V to 5.5 V) ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$) <ul style="list-style-type: none"> Added typ. value to I_{DDA_ADC} Removed footnote 'All the parameters in this table ... ' In Flash timing specifications — commands updated Max. value of t_{Vfykey} to 33 μs
4	02 June 2017	<ul style="list-style-type: none"> In section: Block diagram, added block diagram for S32K11x series. Updated figure: S32K1xx product series comparison. In section: Selecting orderable part number , added reference to attachment S32K_Part_Numbers.xlsx. In section: Ordering information <ul style="list-style-type: none"> Updated figure: Ordering information. In Table 1,

Table continues on the next page...

Table 43. Revision History

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x – FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled' Updated numbers for: <ul style="list-style-type: none"> VLPR → VLPS VLPS → VLPR 'RUN → Compute operation' RUN → VLPS RUN → VLPR In Power consumption : <ul style="list-style-type: none"> Updated specs for S32K142, S32K144, and S32K148 Updated footnote 'Typical current numbers are indicative ...' Updated footnote 'The S32K148 data ...' Removed footnote 'Above S32K148 data is preliminary targets only' Added new table 'Power consumption at 3.3 V' In General AC specifications : <ul style="list-style-type: none"> Updated max value and footnote of WFRST Updated symbol for not filtered pulse to 'WNFRST', updated min value, removed max. value, and added footnote Fixed naming conventions to align with DS in DC electrical specifications at 3.3 V Range and DC electrical specifications at 5.0 V Range Updated specs for AC electrical specifications at 3.3 V range and AC electrical specifications at 5 V range In Device clock specifications : <ul style="list-style-type: none"> Updated f_{BUS} to 48 for 11x Added footnote to f_{BUS} for 14x In External System Oscillator frequency specifications : <ul style="list-style-type: none"> Added specs for S32K11x Updated 't_{dc_extal}' for S32K14x Added footnote 'Frequencies below ...' to 'f_{ec_extal}' and 't_{dc_extal}' Splitted Flash timing specifications — commands for S32K14x and S32K11x Updated Flash timing specifications — commands for S32K14x In Reliability specifications : <ul style="list-style-type: none"> Added footnote 'Data retention period ...' for 'tnvmretp1k' and 'tnvmreteet' Minor update in footnote for 'nnvmwree16' 'nnvmwree256' In QuadSPI AC specifications : <ul style="list-style-type: none"> Updated 'MCR[SCLKCFG[5]]' value to 0 Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback value to 1.6 Updated 'Data Input Setup Time' DDR External DQS min. value to 2 Updated 'Data Input Hold Time' DDR External DQS min. value to 20 Updated figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram' In 12-bit ADC electrical characteristics : <ul style="list-style-type: none"> Added note 'On reduced pin packages where ...' Removed max. value of 'I_{DDA_ADC}' Added note 'Due to triple ...' In 12-bit ADC operating conditions, removed parameter 'ΔV_{DDA}' In CMP with 8-bit DAC electrical specifications : <ul style="list-style-type: none"> Updated Typ. and Max. values of 'I_{DDL5}' Updated Typ. value of 't_{DHSB}' Updated Typ. value of 'V_{HYST1}', 'V_{HYST2}', and 'V_{HYST3}' In LPSPFI electrical specifications : <ul style="list-style-type: none"> Updated 'f_{periph}' and 'f_{op}', and 't_{SPSCK}'

Table continues on the next page...

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> Updated 3.3 V numbers and added footnote against f_{op}, t_{SU}, and t_V in HSRUN Mode Added footnote to 't_{WSPCK}' Updated Thermal characteristics for S32K11x
6	31 Jan 2018	<ul style="list-style-type: none"> Changed the representation of ARM trademark throughout. Removed S32K142 from 'Caution' In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K14x family, added the following footnote: <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block Updated figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'. Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148. Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'. Updated Ordering information Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118.
7	19 April 2018	<ul style="list-style-type: none"> Changed Caution to Notes <ul style="list-style-type: none"> Updated the wordings of Notes and removed S32K146 Added 'Following two are the available ...' In 'Key features' : <ul style="list-style-type: none"> Editorial updates Updated the note under Power management, Memory and memory interfaces, and Safety and security. Updated FlexIO under Communications interfaces Added ENET and SAI under Communications interfaces Updated Cryptographic Services Engine (CSEc) under 'Safety and security' In High-level architecture diagram for the S32K14x family : <ul style="list-style-type: none"> Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial updates In figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Editorial updates Updated Frequency for S32K14x Updated footnote 4 Added footnote 5 In Ordering information : <ul style="list-style-type: none"> Renamed section, updated the starting paragraph Updated the figure In Voltage and current operating requirements, updated the note In Power consumption : <ul style="list-style-type: none"> Updated specs for S32K146 Removed section 'Modes configuration', and moved its content under the first paragraph. In 12-bit ADC operating conditions :

Table continues on the next page...

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2018 NXP B.V.