#### NXP USA Inc. - FS32K144HAT0MLHT Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hat0mlht

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **3** Ordering information

## 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

- 5.  $V_{\text{REFH}}$  should always be equal to or less than  $V_{\text{DDA}}$  + 0.1 V and  $V_{\text{DD}}$  + 0.1 V
- 6. Open drain outputs must be pulled to  $V_{DD}$ .
- 7. When input pad voltage levels are close to  $V_{DD}$  or  $V_{SS}$ , practically no current injection is possible.


## 4.3 Thermal operating characteristics

# Table 3. Thermal operating characteristics for 64 LQFP, 100 LQFP, and 100 MAP-BGApackages.

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	
T <sub>A C-Grade Part</sub>	Ambient temperature under bias	-40	—	85 <sup>1</sup>	°C
T <sub>J C-Grade Part</sub>	Junction temperature under bias	-40	—	105 <sup>1</sup>	°C
T <sub>A V-Grade Part</sub>	Ambient temperature under bias	-40	_	105 <sup>1</sup>	°C
T <sub>J V-Grade Part</sub>	Junction temperature under bias	-40	—	125 <sup>1</sup>	°C
T <sub>A M-Grade Part</sub>	Ambient temperature under bias	-40	—	125 <sup>2</sup>	°C
T <sub>J M-Grade Part</sub>	Junction temperature under bias	-40	—	135 <sup>2</sup>	°C

1. Values mentioned are measured at  $\leq$  112 MHz in HSRUN mode.

2. Values mentioned are measured at  $\leq$  80 MHz in RUN mode.



\*Note: VSSA and VSS are shorted at package level



# 4.5 LVR, LVD and POR operating requirements

#### Table 5. V<sub>DD</sub> supply LVR, LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	R Rising and falling V <sub>DD</sub> POR detect voltage		1.6	2.0	V	
V <sub>LVR</sub> LVR falling threshold (RUN, HSRUN, and STOP modes)		2.50	2.58	2.7	V	
V <sub>LVR_HYST</sub>	LVR hysteresis		45		mV	1
$V_{LVR_{LP}}$	LVR falling threshold (VLPS/VLPR modes)	1.97	2.22	2.44	V	
V <sub>LVD</sub>	Falling low-voltage detect threshold	2.8	2.875	3	V	
V <sub>LVD_HYST</sub>	LVD hysteresis	—	50	_	mV	1

Table continues on the next page ...

The following table shows the power consumption targets for S32K148 in various mode of operations measure at 3.3 V.

Chip/Device	Ambient		RUN@80	MHz (mA)	HSRUN@112 MHz (mA) <sup>1</sup>		
	Temperature (°C)		Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI	Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI	
S32K148	25	Тур	67.3	79.1	89.8	105.5	
	85	Тур	67.4	79.2	95.6	105.9	
		Max	82.5	88.2	109.7	117.4	
	105	Тур	68.0	79.8	96.6	106.7	
		Max	80.3	89.1	109.0	119.0	
	125	Max	83.5	94.7	N	İA	

Table 9.Power consumption at 3.3 V

1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

# 4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	- 4000	4000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model			2	
	All pins except the corner pins	- 500	500	V	
	Corner pins only	- 750	750	V	
I <sub>LAT</sub>	Latch-up current at ambient temperature of 125 °C	- 100	100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

#### I/O parameters

Symbol	DSE	Rise tii	me (nS) <sup>1</sup>	Fall tim	ne (nS) <sup>1</sup>	Capacitance (pF) <sup>2</sup>
		Min.	Max .	Min.	Max.	
		17.3	54.8	17.6	59.7	200
	1	1.1	4.6	1.1	5.0	25
		2.0	5.7	2.0	5.8	50
		5.4	16.0	5.0	16.0	200
tRF <sub>GPIO-FAST</sub>	0	0.42	2.2	0.37	2.2	25
		2.0	5.0	1.9	5.2	50
		9.3	18.8	8.5	19.3	200
	1	0.37	0.9	0.35	0.9	25
		1.2	2.7	1.2	2.9	50
		6.0	11.8	6.0	12.3	200

#### Table 14. AC electrical specifications at 5 V Range (continued)

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.

2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

# 5.7 Standard input pin capacitance

#### Table 15. Standard input pin capacitance

Symbol	Description	Min.	Max.	Unit
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

### NOTE

Please refer to External System Oscillator electrical specifications for EXTAL/XTAL pins.

# 5.8 Device clock specifications

### Table 16. Device clock specifications 1

Symbol	Description	Min.	Max.	Unit
	High Speed run mode <sup>2</sup>			
f <sub>SYS</sub>	System and core clock	—	112	MHz
f <sub>BUS</sub>	Bus clock	_	56	MHz
f <sub>FLASH</sub>	Flash clock	—	28	MHz
	Normal run mode (S32K11x series	)		
f <sub>SYS</sub>	System and core clock	—	48	MHz
f <sub>BUS</sub>	Bus clock	_	48	MHz

Table continues on the next page...

# 6.2.3 System Clock Generation (SCG) specifications

#### 6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications Table 19. Fast internal RC Oscillator electrical specifications

Symbol	Parameter <sup>1</sup>		Unit		
		Min.	Тур.	Max.	
F <sub>FIRC</sub>	FIRC target frequency	—	48		MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	±0.5	±1	%F <sub>FIRC</sub>
ΔF125	Frequency deviation across process, voltage, and temperature < 125°C	—	±0.5	±1.1	%F <sub>FIRC</sub>
T <sub>Startup</sub>	Startup time		3.4	5	μs²
T <sub>JIT</sub> , 3	Cycle-to-Cycle jitter	—	300	500	ps
T <sub>JIT</sub> <sup>3</sup>	Long term jitter over 1000 cycles	—	0.04	0.1	%F <sub>FIRC</sub>

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock


### NOTE


Fast internal RC Oscillator is compliant with CAN and LIN standards.

#### 6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications Table 20. Slow internal RC oscillator (SIRC) electrical specifications

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	1
F <sub>SIRC</sub>	SIRC target frequency	_	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature $< 105^{\circ}C$	—	—	±3	%F <sub>SIRC</sub>
ΔF125	ΔF125 Frequency deviation across process, voltage, and temperature < 125°C		_	±3.3	%F <sub>SIRC</sub>
T <sub>Startup</sub>	Startup time	_	9	12.5	μs <sup>1</sup>

1. Startup time is defined as the time between clock enablement and clock availability for system use.







# 6.4 Analog modules

## 6.4.1 ADC electrical specifications

### 6.4.1.1 12-bit ADC operating conditions Table 27. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>REFH</sub>	ADC reference voltage high		See Voltage and current operating requirements for values	V <sub>DDA</sub>	See Voltage and current operating requirements for values	V	2
V <sub>REFL</sub>	ADC reference voltage low		See Voltage and current operating requirements for values	0	See Voltage and current operating requirements for values	mV	2
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
R <sub>S</sub>	Source impedendance	f <sub>ADCK</sub> < 4 MHz	—	—	5	kΩ	
R <sub>SW1</sub>	Channel Selection Switch Impedance		—	0.75	1.2	kΩ	
R <sub>AD</sub>	Sampling Switch Impedance		—	2	5	kΩ	
C <sub>P1</sub>	Pin Capacitance		—	10		pF	
C <sub>P2</sub>	Analog Bus Capacitance		—		4	pF	
Cs	Sampling capacitance		—	4	5	pF	

Table continues on the next page...

### 6.4.1.2 12-bit ADC electrical characteristics

### NOTE

- ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.
- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing. See AN5426 for details

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage		2.7	_	3	V	
I <sub>DDA_ADC</sub>	Supply current per ADC		_	0.6	_	mA	3
SMPLTS	Sample Time		275	_	Refer to the <i>Reference</i> <i>Manual</i>	ns	
TUE <sup>4</sup>	Total unadjusted error		_	±4	±8	LSB <sup>5</sup>	6, 7, 8, 9
DNL	Differential non-linearity		_	±1.0	_	LSB <sup>5</sup>	6, 7, 8, 9
INL	Integral non-linearity		_	±2.0	—	LSB <sup>5</sup>	6, 7, 8, 9

Table 28. 12-bit ADC characteristics (2.7 V to 3 V) ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SS}$ )

- 1. All accuracy numbers assume the ADC is calibrated with V<sub>REFH</sub>=V<sub>DDA</sub>=V<sub>DD</sub>, with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
- 2. Typical values assume V<sub>DDA</sub> = 3 V, Temp = 25 °C,  $f_{ADCK}$  = 40 MHz, R<sub>AS</sub>=20  $\Omega$ , and C<sub>AS</sub>=10 nF.
- 3. The ADC supply current depends on the ADC conversion rate.
- 4. Represents total static error, which includes offset and full scale error.
- 5. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
- For ADC signals adjacent to V<sub>DD</sub>/V<sub>SS</sub> or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
- 8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
- 9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage		3	—	5.5	V	
I <sub>DDA_ADC</sub>	Supply current per ADC		—	1	—	mA	3
SMPLTS	Sample Time		275	_	Refer to the <i>Reference</i> <i>Manual</i>	ns	
TUE <sup>4</sup>	Total unadjusted error		—	±4	±8	LSB <sup>5</sup>	6, 7, 8, 9
DNL	Differential non-linearity		—	±0.7	—	LSB <sup>5</sup>	6, 7, 8, 9
INL	Integral non-linearity		—	±1.0	—	LSB <sup>5</sup>	6, 7, 8, 9

Table 29. 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)

- 1. All accuracy numbers assume the ADC is calibrated with V<sub>REFH</sub>=V<sub>DDA</sub>=V<sub>DD</sub>, with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
- 2. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 40 \text{ MHz}$ ,  $R_{AS}=20 \Omega$ , and  $C_{AS}=10 \text{ nF}$  unless otherwise stated.
- 3. The ADC supply current depends on the ADC conversion rate.
- 4. Represents total static error, which includes offset and full scale error.
- 5. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
- For ADC signals adjacent to V<sub>DD</sub>/V<sub>SS</sub> or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
- 8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
- 9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

### NOTE

- Due to triple bonding in lower pin packages like 32-QFN, 48-LQFP, and 64-LQFP degradation might be seen in ADC parameters.
- When using high speed interfaces such as the QuadSPI, SAI0, SAI1 or ENET there may be some ADC degradation on the adjacent analog input paths. See following table for details.

Pin name	TGATE purpose
PTE8	CMP0_IN3
PTC3	ADC0_SE11/CMP0_IN4
PTC2	ADC0_SE10/CMP0_IN5
PTD7	CMP0_IN6
PTD6	CMP0_IN7
PTD28	ADC1_SE22
PTD27	ADC1_SE21

### 6.4.2 CMP with 8-bit DAC electrical specifications Table 31. Comparator with 8-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DDHS</sub>	Supply current, High-speed mode <sup>1</sup>				μA
	-40 - 125 ℃	_	230	300	
I <sub>DDLS</sub>	Supply current, Low-speed mode <sup>1</sup>				μA
	-40 - 105 °C	_	6	11	
	-40 - 125 ℃		6	13	
V <sub>AIN</sub>	Analog input voltage	0	0 - V <sub>DDA</sub>	V <sub>DDA</sub>	V
V <sub>AIO</sub>	Analog input offset voltage, High-speed mode		mV		
	-40 - 125 °C	-25	±1	25	
V <sub>AIO</sub>	Analog input offset voltage, Low-speed mode		-1		mV
	-40 - 125 ℃	-40	±4	40	
t <sub>DHSB</sub>	Propagation delay, High-speed mode <sup>2</sup>				ns
	-40 - 105 ℃	_	35	200	
	-40 - 125 ℃	-	35	300	
t <sub>DLSB</sub>	Propagation delay, Low-speed mode <sup>2</sup>				μs
	-40 - 105 ℃	_	0.5	2	
	-40 - 125 ℃	_	0.5	3	
t <sub>DHSS</sub>	Propagation delay, High-speed mode <sup>3</sup>				ns
	-40 - 105 °C	_	70	400	
	-40 - 125 ℃	_	70	500	
t <sub>DLSS</sub>	Propagation delay, Low-speed mode <sup>3</sup>				μs
	-40 - 105 °C	_	1	5	
	-40 - 125 °C	_	1	5	
t <sub>IDHS</sub>	Initialization delay, High-speed mode <sup>4</sup>		-		μs
	-40 - 125 °C	_	1.5	3	
t <sub>IDLS</sub>	Initialization delay, Low-speed mode <sup>4</sup>				μs
	-40 - 125 °C	_	10	30	
V <sub>HYST0</sub>	Analog comparator hysteresis, Hyst0				mV
	-40 - 125 °C	_	0	_	
V <sub>HYST1</sub>	Analog comparator hysteresis, Hyst1, High-speed mode				mV
	-40 - 125 °C	_	19	66	
	Analog comparator hysteresis, Hyst1, Low-speed mode				
	-40 - 125 ℃	_	15	40	
V <sub>HYST2</sub>	Analog comparator hysteresis, Hyst2, High-speed mode				mV
	-40 - 125 °C	_	34	133	

Table continues on the next page...






Figure 14. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 0)




Figure 15. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 1)

**Communication modules** 




Figure 21. LPSPI slave mode timing (CPHA = 1)

# 6.5.3 LPI2C electrical specifications

See General AC specifications for LPI2C specifications.

For supported baud rate see section 'Chip-specific LPI2C information' of the *Reference Manual*.

#### **Communication modules**




Figure 22. SAI Timing — Master modes


Symbol	Description	Min.	Max.	Unit
_	Operating voltage	2.97	3.6	V
S13	SAI_BCLK cycle time (input)	80	_	ns
S14 <sup>1</sup>	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S15	SAI_RXD input setup before SAI_BCLK	8	—	ns
S16	SAI_RXD input hold after SAI_BCLK	2	—	ns
S17	SAI_BCLK to SAI_TXD output valid		28	ns
S18	SAI_BCLK to SAI_TXD output invalid	0	_	ns
S19	SAI_FS input setup before SAI_BCLK	8	—	ns
S20	SAI_FS input hold after SAI_BCLK	2	—	ns
S21	SAI_BCLK to SAI_FS output valid	_	28	ns
S22	SAI_BCLK to SAI_FS output invalid	0	—	ns

#### Table 34. Slave mode timing specifications

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI\_BCLK input. Any change in SAI\_BCLK duty cycle input must be taken care during the board design or by the master timing.

	Symbol	Description	F	NUN Mode	9	HSRU	N Mode	VLPR Mode	Unit
	f <sub>TRACE</sub>	Max Trace frequency	80	48	40	74.667	80	4	MHz
ads	t <sub>DVO</sub>	Data Output Valid	4	4	4	4	4	20	ns
Trace on fast pads	t <sub>DIV</sub>	Data Output Invalid	-2	-2	-2	-2	-2	-10	ns
	f <sub>TRACE</sub>	Max Trace frequency	22.86	24	20	22.4	22.86	4	MHz
ads	t <sub>DVO</sub>	Data Output Valid	8	8	8	8	8	20	ns
Trace on slow pads	t <sub>DIV</sub>	Data Output Invalid	-4	-4	-4	-4	-4	-10	ns

 Table 39.
 Trace specifications (continued)





# 6.6.3 JTAG electrical specifications

66

# Table 40. JTAG electrical specifications

Symbol	Description	Run Mode			HSRUN Mode				VLPR Mode				Unit	
			0 V IO	3.3	V IO	5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		1
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
JI	TCLK frequency of operation	•	•	•	•			•	•	•	•	-	•	MHz
	Boundary Scan	-	20	-	20	-	20	-	20	-	10	-	10	1
	JTAG	-	20	-	20	-	20	-	20	-	10	-	10	
J2	TCLK cycle period	1/JI	-	1/JI	-	1/JI	-	1/JI	-	1/JI	-	1/JI	-	ns
JЗ	TCLK clock pulse width			·	•	•		•	•			1	·	ns
	Boundary Scan	5	5	2	5	5	5	5	5	5	5	5	5	
	JTAG	J2/2 -	J2/2 +	J2/2 -	J2/2 +	J2/2 -	J2/2 +	J2/2 -	J2/2 +	J2/2 -	J2/2 +	J2/2 -	J2/2 +	
J4	TCLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
J5	Boundary scan input data setup time to TCLK rise	5	-	5	-	5	-	5	-	15	-	15	-	ns
J6	Boundary scan input data hold time after TCLK rise	5	-	5	-	5	-	5	-	8	-	8	-	ns
J7	TCLK low to boundary scan output data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns
J8	TCLK low to boundary scan output data invalid	0	-	0	-	0	-	0	-	0	-	0	-	
<b>J</b> 9	TCLK low to boundary scan output high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns
J10	TMS, TDI input data setup time to TCLK rise	3	-	3	-	3	-	3	-	15	-	15	-	ns
J11	TMS, TDI input data hold time after TCLK rise	2	-	2	-	2	-	2	-	8	-	8	-	ns
J12	TCLK low to TDO data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns
J13	TCLK low to TDO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns
J14	TCLK low to TDO high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns

Debug modules

# Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)

Rating	Conditions	Symbol	Package			Values					
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148		
Thermal resistance, Junction to Package	Natural	ΨJT	32	1	NA	NA	NA	NA	NA		
Top <sup>7</sup>	Convection		48	4	2	NA	NA	NA	NA		
			64	NA	2	2	2	2	NA		
			100	NA	NA	2	2	2	NA		
			144	NA	NA	NA	NA	2	1		
			176	NA	NA	NA	NA	NA	1		

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.

7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 7.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from this equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

- $T_A$  = ambient temperature for the package (°C)
- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

# $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $R_{\theta JC}$  = junction to case thermal resistance (°C/W)
- $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

# 9 Pinouts

# 9.1 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

# **10 Revision History**

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
1	12 Aug 2016	Initial release
2	03 March 2017	<ul> <li>Updated descpition of QSPI and Clock interfaces in Key Features section</li> <li>Updated figure: High-level architecture diagram for the S32K1xx family</li> <li>Updated figure: S32K1xx product series comparison</li> <li>Added note in section Selecting orderable part number</li> <li>Updated figure: Ordering information</li> <li>In table: Absolute maximum ratings :         <ul> <li>Added footnote to I<sub>INJPAD_DC</sub></li> <li>Updated description, max and min values for I<sub>INJSUM</sub></li> <li>Updated fournet operating requirements :</li> <li>Renamed V<sub>SUP_OFF</sub></li> <li>Removed V<sub>INA</sub> and V<sub>IN</sub></li> <li>Added footnote "Typical conditions assumes V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>REFH</sub> = 5 V</li> <li>Updated footnote in table Table 4</li> </ul> </li> <li>Updated footnote mode transition operating behaviors</li> <li>In table: Power consumption         <ul> <li>Added footnote "With PMC_REGSC[CLKBIASDIS] "</li> <li>Updated conditions for VLPR</li> <li>Removed Idd/MHz for S32K142 and S32K148</li> <li>Removed use case footnotes</li> </ul> </li> <li>In section Modes configuration :         <ul> <li>Replaced table "Modes configuration" with spreadsheet attachment: 'S32K1xx_Power_Modes _Master_configuration_sheet'</li> <li>In tabl</li></ul></li></ul>

### Table 43. Revision History

Table continues on the next page...

Rev. No.         Date         Substantial Changes           • Added footnotes V <sub>In</sub> Input Buffer High Voltage and V <sub>In</sub> Input Buffer Low Voltage         • Updated table: AC electrical specifications at 3.3 V range           • Updated table: AC electrical specifications at 5.3 V range         • Updated table: AC electrical specifications at 5.4 V range           • In table: Standard input pin capacitance         • Added footnote to Normal run mode (S32K14x series)           • Removed note from 1M ohms Feedback Resistor in figure Oscillator connections scheme         • In table: External System Oscillator electrical specifications           • Updated typical of I <sub>DOSC</sub> Supply current — low-gain mode (low-power mode) (HGG=0) 1 for 4 and 8 MHz         • Removed rost or I <sub>K, ex</sub> EXTAL/XTAL impedence High-frequency, low gain mode (low-power mode) and high-frequency, high-gain mode and V <sub>EXTAL</sub> • Updated Typ. of R <sub>S</sub> low-gain mode         • Updated Typ. of R <sub>S</sub> low-gain mode           • Updated tootnote from R <sub>F</sub> R <sub>S</sub> , and V <sub>PP</sub> • Removed motor for R <sub>F</sub> R <sub>S</sub> , and V <sub>PP</sub> • Removed mention of high-frequency         • Added footnote for R <sub>F</sub> R <sub>S</sub> , and V <sub>PP</sub> • Removed description of Δ <sub>F</sub> • Updated T <sub>FIRC</sub> • Updated tootnote to T <sub>DIFIRC</sub> Supply current         • Added footnote to T <sub>DIFIRC</sub> Supply current           • Added footnotes to T <sub>DIFIRC</sub> Supply current         • Added
<ul> <li>For all EEPROM Emulation terms</li> <li>For all EEPROM Emulation terms</li> <li>'First time' EERAM writes after a POR</li> <li>Removed footnote 'Assumes 25 MHz or'</li> <li>Updated Max of t<sub>eewr32bers</sub></li> <li>Added parameters t<sub>quickwr and t<sub>quickwrClnup</sub></sub></li> <li>In table: Reliability specifications</li> <li>Removed Typ. values for all parameters</li> <li>Removed footnote 'Typical values represent '</li> <li>Added footnote 'Any other EEE driver usage '</li> <li>Updated QuadSPI AC specifications</li> </ul>

### Table 43. Revision History

Table continues on the next page...

Rev. No.	Date	Substantial Changes
		<ul> <li>Updated values for V<sub>REFH</sub> and V<sub>REFL</sub> to add refernce to the section "voltage and current operating requirments" for Min and Max valaues</li> <li>Updated footnote to Typ.</li> <li>Removed footnote from RAS Analog source resistance</li> <li>Updated figure: ADC input impedance equivalency diagram</li> <li>In table: 12-bit ADC characteristics (2.7 V to 3 V) (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Removed number for TUE</li> <li>Updated footnote to Typ.</li> <li>In table: Comparator with 8-bit DAC electrical specifications</li> <li>Updated Typ. of I<sub>DDLS</sub> Supply current, Low-speed mode</li> <li>Updated Typ. of I<sub>DDLS</sub> Propagation delay, Low-speed mode</li> <li>Updated Typ. of I<sub>DDLS</sub> Propagation delay, High-speed mode</li> <li>Updated Typ. of I<sub>DDAC</sub> Initialization and switching settling time</li> <li>Updated footnote</li> <li>Updated footnote</li> <li>Updated section: LENE Propagation delay</li> <li>Added section: SAI electrical specifications</li> <li>Added section: Clockout frequency</li> <li>Added section: Clockout frequency</li> <li>Added section: Trace electrical specifications</li> <li>Updated table: Table 41 : Updated numbers for S32K142 and S32K148</li> <li>Updated Document number for 32-pin QFN in topic Obtaining package dimensions</li> </ul>
3	14 March 2017	<ul> <li>In Table 2 <ul> <li>Updated min. value of V<sub>DD_OFF</sub></li> <li>Added parameter I<sub>INJSUM_AF</sub></li> </ul> </li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Power consumption</li> <li>Updated footnote to T<sub>SPLL_LOCK</sub> in SPLL electrical specifications</li> <li>In 12-bit ADC electrical characteristics <ul> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table '</li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub></li> <li>Removed footnote 'All the parameters in this table '</li> </ul> </li> <li>In Flash timing specifications — commands updated Max. value of t<sub>vfykey</sub> to 33 µs</li> </ul>
4	02 June 2017	<ul> <li>In section: Block diagram, added block diagram for S32K11x series.</li> <li>Updated figure: S32K1xx product series comparison.</li> <li>In section: Selecting orderable part number, added reference to attachemen <i>S32K_Part_Numbers.xlsx</i>.</li> <li>In section: Ordering information <ul> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In Table 1,</li> </ul>

### Table 43. Revision History (continued)

Table continues on the next page...