



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4F  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 80MHz   |
| Connectivity               | CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 89  |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 64K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 16x12b SAR; D/A1x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hrt0mllr">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hrt0mllr</a> |

# Table of Contents

|         |  |    |         |   |    |
|---------|--|----|---------|---|----|
| 1       | Block diagram.....   | 4  | 6.2.5   | SPLL electrical specifications .....                                  | 32 |
| 2       | Feature comparison.....  | 5  | 6.3     | Memory and memory interfaces.....                                     | 32 |
| 3       | Ordering information.....  | 7  | 6.3.1   | Flash memory module (FTFC) electrical specifications.....             | 32 |
| 3.1     | Selecting orderable part number .....                              | 7  | 6.3.1.1 | Flash timing specifications — commands.....                           | 32 |
| 3.2     | Ordering information .....   | 8  | 6.3.1.2 | Reliability specifications.....                                       | 37 |
| 4       | General.....   | 9  | 6.3.2   | QuadSPI AC specifications.....  | 38 |
| 4.1     | Absolute maximum ratings.....                                      | 9  | 6.4     | Analog modules.....   | 42 |
| 4.2     | Voltage and current operating requirements.....                    | 10 | 6.4.1   | ADC electrical specifications.....                                    | 42 |
| 4.3     | Thermal operating characteristics.....                             | 11 | 6.4.1.1 | 12-bit ADC operating conditions.....                                  | 42 |
| 4.4     | Power and ground pins.....   | 12 | 6.4.1.2 | 12-bit ADC electrical characteristics.....                            | 44 |
| 4.5     | LVR, LVD and POR operating requirements.....                       | 14 | 6.4.2   | CMP with 8-bit DAC electrical specifications.....                     | 46 |
| 4.6     | Power mode transition operating behaviors.....                     | 15 | 6.5     | Communication modules.....  | 50 |
| 4.7     | Power consumption.....   | 16 | 6.5.1   | LPUART electrical specifications.....                                 | 50 |
| 4.8     | ESD handling ratings.....  | 21 | 6.5.2   | LPSPi electrical specifications.....                                  | 50 |
| 4.9     | EMC radiated emissions operating behaviors.....                    | 21 | 6.5.3   | LPI2C electrical specifications.....                                  | 56 |
| 5       | I/O parameters.....  | 22 | 6.5.4   | FlexCAN electrical specifications.....                                | 57 |
| 5.1     | AC electrical characteristics.....                                 | 22 | 6.5.5   | SAI electrical specifications.....                                    | 57 |
| 5.2     | General AC specifications.....                                     | 22 | 6.5.6   | Ethernet AC specifications.....                                       | 59 |
| 5.3     | DC electrical specifications at 3.3 V Range.....                   | 23 | 6.5.7   | Clockout frequency.....   | 62 |
| 5.4     | DC electrical specifications at 5.0 V Range.....                   | 24 | 6.6     | Debug modules.....  | 62 |
| 5.5     | AC electrical specifications at 3.3 V range .....                  | 25 | 6.6.1   | SWD electrical specifications .....                                   | 62 |
| 5.6     | AC electrical specifications at 5 V range .....                    | 25 | 6.6.2   | Trace electrical specifications.....                                  | 64 |
| 5.7     | Standard input pin capacitance.....                                | 26 | 6.6.3   | JTAG electrical specifications.....                                   | 65 |
| 5.8     | Device clock specifications.....                                   | 26 | 7       | Thermal attributes.....   | 68 |
| 6       | Peripheral operating requirements and behaviors.....               | 27 | 7.1     | Description.....  | 68 |
| 6.1     | System modules.....  | 27 | 7.2     | Thermal characteristics.....  | 68 |
| 6.2     | Clock interface modules.....                                       | 27 | 7.3     | General notes for specifications at maximum junction temperature..... | 73 |
| 6.2.1   | External System Oscillator electrical specifications....           | 27 | 8       | Dimensions.....   | 74 |
| 6.2.2   | External System Oscillator frequency specifications .              | 29 | 8.1     | Obtaining package dimensions .....                                    | 74 |
| 6.2.3   | System Clock Generation (SCG) specifications.....                  | 31 | 9       | Pinouts.....  | 75 |
| 6.2.3.1 | Fast internal RC Oscillator (FIRC) electrical specifications.....  | 31 | 9.1     | Package pinouts and signal descriptions.....                          | 75 |
| 6.2.3.2 | Slow internal RC oscillator (SIRC) electrical specifications ..... | 31 | 10      | Revision History.....   | 75 |
| 6.2.4   | Low Power Oscillator (LPO) electrical specifications .....         | 32 |         |   |    |

## 3 Ordering information

### 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

## 4 General

### 4.1 Absolute maximum ratings

#### NOTE

- Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in the following table for specific conditions.
- Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.
- All the limits defined in the datasheet specification must be honored together and any violation to any one or more will not guarantee desired operation.
- Unless otherwise specified, all maximum and minimum values in the datasheet are across process, voltage, and temperature.

**Table 1. Absolute maximum ratings**

| Symbol                             | Parameter  | Conditions <sup>1</sup> | Min       | Max              | Unit |
|------------------------------------|--|-------------------------|-----------|------------------|------|
| $V_{DD}$ <sup>2</sup>              | 2.7 V - 5.5 V input supply voltage   | —                       | -0.3      | 5.8 <sup>3</sup> | V    |
| $V_{REFH}$                         | 3.3 V / 5.0 V ADC high reference voltage   | —                       | -0.3      | 5.8 <sup>3</sup> | V    |
| $I_{INJPAD\_DC\_ABS}$ <sup>4</sup> | Continuous DC input current (positive / negative) that can be injected into an I/O pin | —                       | -3        | +3               | mA   |
| $V_{IN\_DC}$                       | Continuous DC Voltage on any I/O pin with respect to $V_{SS}$                          | —                       | -0.8      | 5.8 <sup>5</sup> | V    |
| $I_{INJSUM\_DC\_ABS}$              | Sum of absolute value of injected currents on all the pins (Continuous DC limit)       | —                       | —         | 30               | mA   |
| $T_{ramp}$ <sup>6</sup>            | ECU supply ramp rate   | —                       | 0.5 V/min | 500 V/ms         | —    |
| $T_{ramp\_MCU}$ <sup>7</sup>       | MCU supply ramp rate   | —                       | 0.5 V/min | 100 V/ms         | —    |
| $T_A$ <sup>8</sup>                 | Ambient temperature  | —                       | -40       | 125              | °C   |
| $T_{STG}$                          | Storage temperature  | —                       | -55       | 165              | °C   |
| $V_{IN\_TRANSIENT}$                | Transient overshoot voltage allowed on I/O pin beyond $V_{IN\_DC}$ limit               | —                       | —         | 6.8 <sup>9</sup> | V    |

1. All voltages are referred to  $V_{SS}$  unless otherwise specified.
2. As  $V_{DD}$  varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. 60 s lifetime – No restrictions i.e. The part can switch.  
10 hours lifetime – Device in reset i.e. The part cannot switch.

## General

4. When input pad voltage levels are close to  $V_{DD}$  or  $V_{SS}$ , practically no current injection is possible.
5. While respecting the maximum current injection limit
6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
8.  $T_J$  (Junction temperature)=135 °C. Assumes  $T_A$ =125 °C for RUN mode  
 $T_J$  (Junction temperature)=125 °C. Assumes  $T_A$ =105 °C for HSRUN mode
  - Assumes maximum  $\theta_{JA}$  for 2s2p board. See [Thermal characteristics](#)
9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

## 4.2 Voltage and current operating requirements

### NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

**Table 2. Voltage and current operating requirements 1**

| Symbol                 | Description   | Min.             | Max.            | Unit | Notes |
|------------------------|---|------------------|-----------------|------|-------|
| $V_{DD}^2$             | Supply voltage  | 2.7 <sup>3</sup> | 5.5             | V    | 4     |
| $V_{DD\_OFF}$          | Voltage allowed to be developed on $V_{DD}$ pin when it is not powered from any external power supply source.   | 0                | 0.1             | V    |       |
| $V_{DDA}$              | Analog supply voltage   | 2.7              | 5.5             | V    | 4     |
| $V_{DD} - V_{DDA}$     | $V_{DD}$ -to- $V_{DDA}$ differential voltage  | -0.1             | 0.1             | V    | 4     |
| $V_{REFH}$             | ADC reference voltage high  | 2.7              | $V_{DDA} + 0.1$ | V    | 5     |
| $V_{REFL}$             | ADC reference voltage low   | -0.1             | 0.1             | V    |       |
| $V_{ODPU}$             | Open drain pullup voltage level   | $V_{DD}$         | $V_{DD}$        | V    | 6     |
| $I_{INJPAD\_DC\_OP}^7$ | Continuous DC input current (positive / negative) that can be injected into an I/O pin  | -3               | +3              | mA   |       |
| $I_{INJSUM\_DC\_OP}$   | Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section <a href="#">Analog Modules</a> ) | —                | 30              | mA   |       |

1. Typical conditions assumes  $V_{DD} = V_{DDA} = V_{REFH} = 5$  V, temperature = 25 °C and typical silicon process unless otherwise stated.
2. As  $V_{DD}$  varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
4.  $V_{DD}$  and  $V_{DDA}$  must be shorted to a common source on PCB. The differential voltage between  $V_{DD}$  and  $V_{DDA}$  is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note [AN5032](#) for reference supply design for SAR ADC.

**Table 6. Power mode transition operating behaviors (continued)**

| Symbol | Description                     | Min. | Typ.  | Max.  | Unit |
|--------|---------------------------------|------|-------|-------|------|
|        | VLPS → RUN                      | 8    | —     | 17    | μs   |
|        | STOP1 → RUN                     | 0.07 | 0.075 | 0.08  | μs   |
|        | STOP2 → RUN                     | 0.07 | 0.075 | 0.08  | μs   |
|        | VLPR → RUN                      | 19   | —     | 26    | μs   |
|        | VLPR → VLPS                     | 5.1  | 5.7   | 6.5   | μs   |
|        | VLPS → VLPR                     | 18.8 | 23    | 27.75 | μs   |
|        | RUN → Compute operation         | 0.72 | 0.75  | 0.77  | μs   |
|        | HSRUN → Compute operation       | 0.3  | 0.31  | 0.35  | μs   |
|        | RUN → STOP1                     | 0.35 | 0.38  | 0.4   | μs   |
|        | RUN → STOP2                     | 0.2  | 0.23  | 0.25  | μs   |
|        | RUN → VLPS                      | 0.3  | 0.35  | 0.4   | μs   |
|        | RUN → VLPR                      | 3.5  | 3.8   | 5     | μs   |
|        | VLPS → Asynchronous DMA Wakeup  | 105  | 110   | 125   | μs   |
|        | STOP1 → Asynchronous DMA Wakeup | 1    | 1.1   | 1.3   | μs   |
|        | STOP2 → Asynchronous DMA Wakeup | 1    | 1.1   | 1.3   | μs   |
|        | Pin reset → Code execution      | —    | 214   | —     | μs   |

**NOTE**

HSRUN should only be used when frequencies in excess of 80 MHz are required. When using 80 MHz and below, RUN mode is the recommended operating mode.

**4.7 Power consumption**

The following table shows the power consumption targets for the device in various mode of operations. Attached *S32K1xx\_Power\_Modes\_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the following table [Table 7](#). For full functionality refer to table: Module operation in available power modes of the *Reference Manual*.

**Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)**

| Chip/Device | Ambient Temperature (°C) |     | VLPS (µA) <sup>2</sup>            |                     | VLPR (mA)                         |   |   | STOP1 (mA) | STOP2 (mA) | RUN@48 MHz (mA)      |                     | RUN@64 MHz (mA)      |                     | RUN@80 MHz (mA)      |                     | HSRUN@112 MHz (mA) <sup>3</sup> |                     | IDD/MHz (µA/MHz) <sup>4</sup> |
|-------------|--------------------------|-----|-----------------------------------|---------------------|-----------------------------------|---|---|------------|------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|---------------------------------|---------------------|-------------------------------|
|             |                          |     | Peripherals disabled <sup>5</sup> | Peripherals enabled | Peripherals disabled <sup>6</sup> | Peripherals enabled use case 1 <sup>6</sup> | Peripherals enabled use case 2 <sup>7</sup> |            |            | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled            | Peripherals enabled |                               |
|             |                          | Max | 1660                              | 1736                | 3.48                              | 3.55  | NA  | 14.5       | 15.6       | 34.8                 | 43.6                | 41.9                 | 53.9                | 48.7                 | 65.1                | 70.4                            | 96.1                | 609                           |
|             | 105                      | Typ | 560                               | 577                 | 2.49                              | 2.54  | 4.03  | 10.9       | 11.9       | 29.8                 | 37.8                | 37.6                 | 47.5                | 45.2                 | 61.5                | 63.8                            | 89.1                | 565                           |
|             |                          | Max | 2945                              | 2970                | 4.40                              | 4.47  | NA  | 18.0       | 19.0       | 38.4                 | 46.8                | 44.9                 | 55.3                | 51.6                 | 66.8                | 73.6                            | 97.4                | 645                           |
|             | 125                      | Typ | NA                                | NA                  | NA                                | NA  | 4.85  | NA         | NA         | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | NA                              | NA                  | NA                            |
|             |                          | Max | 3990                              | 4166                | 6.00                              | 6.08  | NA  | 23.4       | 24.5       | 44.3                 | 52.5                | 50.9                 | 61.3                | 57.5                 | 71.6                | NA                              | NA                  | 719                           |

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes  $V_{DD} = V_{DDA} = V_{REFH} = 5\text{ V}$ , temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and On-chip pulldown is enabled for all unused input pins.
2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
3. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
4. Values mentioned for S32K14x devices are measured at RUN@80 MHz with peripherals disabled and values mentioned for S32K11x devices are measured at RUN@48 MHz with peripherals disabled.
5. With PMC\_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.
6. Data collected using RAM
7. Numbers on limited samples size and data collected with Flash
8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are inactive.

**Table 8. VLPS additional use-case power consumption at typical conditions**

| Use-case                     | Description   | Temp. | Device  |         |         |         |         |         | Unit |
|------------------------------|---|-------|---------|---------|---------|---------|---------|---------|------|
|                              |   |       | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 |      |
| VLPS and RTC                 | <ul style="list-style-type: none"> <li>• Clock source: LPO or RTC_CLKIN</li> </ul>  | 25    | TBD     | TBD     | 30      | 30      | 30      | 40      | μA   |
|                              |   | 85    | TBD     | TBD     | 110     | 170     | 180     | 240     | μA   |
|                              |   | 105   | TBD     | TBD     | 230     | 330     | 350     | 490     | μA   |
|                              |   | 125   | TBD     | TBD     | 570     | 680     | 810     | 1250    | μA   |
| VLPS and LPUART TX/RX        | <ul style="list-style-type: none"> <li>• Clock source: SIRC</li> <li>• Transmitting or receiving continuously using DMA</li> <li>• Baudrate: 19.2 kbps</li> </ul> | 25    | TBD     | TBD     | 230     | 230     | 250     | 250     | μA   |
|                              |   | 85    | TBD     | TBD     | 320     | 400     | 410     | 490     | μA   |
|                              |   | 105   | TBD     | TBD     | 490     | 550     | 600     | 850     | μA   |
|                              |   | 125   | TBD     | TBD     | 890     | 1070    | 1250    | 1960    | μA   |
| VLPS and LPUART wake-up      | <ul style="list-style-type: none"> <li>• Clock source: SIRC</li> <li>• Wake-up address feature enabled</li> <li>• Baudrate: 19.2 kbps</li> </ul>                  | 25    | TBD     | TBD     | 100     | 100     | 110     | 110     | μA   |
|                              |   | 85    | TBD     | TBD     | 170     | 240     | 280     | 350     | μA   |
|                              |   | 105   | TBD     | TBD     | 260     | 400     | 480     | 600     | μA   |
|                              |   | 125   | TBD     | TBD     | 530     | 580     | 1000    | 1280    | μA   |
| VLPS and LPI2C master        | <ul style="list-style-type: none"> <li>• Clock Source: SIRC</li> <li>• Transmit/receive using DMA</li> <li>• Baudrate: 100 kHz</li> </ul>                         | 25    | TBD     | TBD     | 670     | 690     | 820     | 900     | μA   |
|                              |   | 85    | TBD     | TBD     | 880     | 960     | 1220    | 1370    | μA   |
|                              |   | 105   | TBD     | TBD     | 1080    | 1250    | 1660    | 2060    | μA   |
|                              |   | 125   | TBD     | TBD     | 1970    | 1980    | 2860    | 3690    | μA   |
| VLPS and LPI2C slave wake-up | <ul style="list-style-type: none"> <li>• Clock source: SIRC</li> <li>• Wake-up address feature enabled</li> <li>• Baudrate: 100 kHz</li> </ul>                    | 25    | TBD     | TBD     | 250     | 250     | 270     | 280     | μA   |
|                              |   | 85    | TBD     | TBD     | 340     | 340     | 410     | 510     | μA   |
|                              |   | 105   | TBD     | TBD     | 430     | 430     | 610     | 810     | μA   |
|                              |   | 125   | TBD     | TBD     | 740     | 760     | 1170    | 1540    | μA   |
| VLPS and LPSPI master        | <ul style="list-style-type: none"> <li>• Clock source: SIRC</li> <li>• Transmit/receive using DMA</li> <li>• Baudrate: 500 kHz</li> </ul>                         | 25    | TBD     | TBD     | 2.99    | 3.19    | 3.75    | 4.11    | mA   |
|                              |   | 85    | TBD     | TBD     | 3.26    | 3.7     | 4.35    | 4.93    | mA   |
|                              |   | 105   | TBD     | TBD     | 3.5     | 4.2     | 4.93    | 5.74    | mA   |
|                              |   | 125   | TBD     | TBD     | 3.93    | 4.63    | 5.97    | 7.38    | mA   |
| VLPS and LPIT                | <ul style="list-style-type: none"> <li>• Clock source: SIRC</li> <li>• 1 channel enable</li> <li>• Mode: 32-bit periodic counter</li> </ul>                       | 25    | TBD     | TBD     | 100     | 100     | 120     | 130     | μA   |
|                              |   | 85    | TBD     | TBD     | 190     | 250     | 260     | 320     | μA   |
|                              |   | 105   | TBD     | TBD     | 310     | 410     | 440     | 570     | μA   |
|                              |   | 125   | TBD     | TBD     | 640     | 750     | 910     | 1280    | μA   |

## 5 I/O parameters

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 7. Input signal measurement reference

### 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 10. General switching specifications

| Symbol | Description  | Min.                                  | Max. | Unit             | Notes |
|--------|--|---------------------------------------|------|------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                           | 1.5                                   | —    | Bus clock cycles | 1, 2  |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path | 50                                    | —    | ns               | 3     |
| WFRST  | $\overline{\text{RESET}}$ input filtered pulse   | —                                     | 10   | ns               | 4     |
| WNFRST | $\overline{\text{RESET}}$ input not filtered pulse   | Maximum of (100 ns, bus clock period) | —    | ns               | 5     |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Maximum length of  $\overline{\text{RESET}}$  pulse which will be filtered by internal filter.
5. Minimum length of  $\overline{\text{RESET}}$  pulse, guaranteed not to be filtered by the internal filter. This number depends on bus clock period also. For example, in VLPR mode bus clock is 4 MHz, which make clock period of 250 ns. In this case, minimum pulse width which will cause reset is 250 ns. For faster bus clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will be 100 ns.

**Table 16. Device clock specifications 1 (continued)**

| Symbol  | Description              | Min. | Max.            | Unit |
|---|--------------------------|------|-----------------|------|
| $f_{FLASH}$                                   | Flash clock              | —    | 24              | MHz  |
| Normal run mode (S32K14x series) <sup>3</sup> |                          |      |                 |      |
| $f_{SYS}$                                     | System and core clock    | —    | 80              | MHz  |
| $f_{BUS}$                                     | Bus clock                | —    | 40 <sup>4</sup> | MHz  |
| $f_{FLASH}$                                   | Flash clock              | —    | 26.67           | MHz  |
| VLPR mode <sup>5</sup>                        |                          |      |                 |      |
| $f_{SYS}$                                     | System and core clock    | —    | 4               | MHz  |
| $f_{BUS}$                                     | Bus clock                | —    | 4               | MHz  |
| $f_{FLASH}$                                   | Flash clock              | —    | 1               | MHz  |
| $f_{ERCLK}$                                   | External reference clock | —    | 16              | MHz  |

1. Refer to the section [Feature comparison](#) for the availability of modes and other specifications.
2. Only available on some devices. See section [Feature comparison](#).
3. With SPLL as system clock source.
4. 48 MHz when  $f_{SYS}$  is 48 MHz
5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 6 Peripheral operating requirements and behaviors

### 6.1 System modules

There are no electrical specifications necessary for the device's system modules.

### 6.2 Clock interface modules

#### 6.2.1 External System Oscillator electrical specifications

### 6.3.1.1 Flash timing specifications — commands

Table 23. Flash command timing specifications for S32K14x

| Symbol         | Description <sup>1</sup>                           |                     | S32K142 |      | S32K144 |      | S32K146 |       | S32K148 |       | Unit | Notes |
|----------------|--|---------------------|---------|------|---------|------|---------|-------|---------|-------|------|-------|
|                |  |                     | Typ     | Max  | Typ     | Max  | Typ     | Max   | Typ     | Max   |      |       |
| $t_{rd1blk}$   | Read 1 Block execution time                        | 32 KB flash         | —       | —    | —       | —    | —       | —     | —       | —     | ms   |       |
|                |  | 64 KB flash         | —       | 0.5  | —       | 0.5  | —       | 0.5   | —       | —     |      |       |
|                |  | 128 KB flash        | —       | —    | —       | —    | —       | —     | —       | —     |      |       |
|                |  | 256 KB flash        | —       | 2    | —       | —    | —       | —     | —       | —     |      |       |
|                |  | 512 KB flash        | —       | —    | —       | 1.8  | —       | 2     | —       | 2     |      |       |
| $t_{rd1sec}$   | Read 1 Section execution time                      | 2 KB flash          | —       | 75   | —       | 75   | —       | 75    | —       | 75    | μs   |       |
|                |  | 4 KB flash          | —       | 100  | —       | 100  | —       | 100   | —       | 100   |      |       |
| $t_{pgmchk}$   | Program Check execution time                       | —                   | —       | 95   | —       | 95   | —       | 95    | —       | 100   | μs   |       |
| $t_{pgm8}$     | Program Phrase execution time                      | —                   | 90      | 225  | 90      | 225  | 90      | 225   | 90      | 225   | μs   |       |
| $t_{ersblk}$   | Erase Flash Block execution time                   | 32 KB flash         | —       | —    | —       | —    | —       | —     | —       | —     | ms   | 2     |
|                |  | 64 KB flash         | 30      | 550  | 30      | 550  | 30      | 550   | —       | —     |      |       |
|                |  | 128 KB flash        | —       | —    | —       | —    | —       | —     | —       | —     |      |       |
|                |  | 256 KB flash        | 250     | 2125 | —       | —    | —       | —     | —       | —     |      |       |
|                |  | 512 KB flash        | —       | —    | 250     | 4250 | 250     | 4250  | 250     | 4250  |      |       |
| $t_{ersscr}$   | Erase Flash Sector execution time                  | —                   | 12      | 130  | 12      | 130  | 12      | 130   | 12      | 130   | ms   | 2     |
| $t_{pgmsec1k}$ | Program Section execution time (1KB flash)         | —                   | 5       | —    | 5       | —    | 5       | —     | 5       | —     | ms   |       |
| $t_{rd1all}$   | Read 1s All Block execution time                   | —                   | —       | 2.8  | —       | 2.3  | —       | 5.2   | —       | 8.2   | ms   |       |
| $t_{rdonce}$   | Read Once execution time                           | —                   | —       | 30   | —       | 30   | —       | 30    | —       | 30    | μs   |       |
| $t_{pgmonce}$  | Program Once execution time                        | —                   | 90      | —    | 90      | —    | 90      | —     | 90      | —     | μs   |       |
| $t_{ersall}$   | Erase All Blocks execution time                    | —                   | 250     | 2800 | 400     | 4900 | 700     | 10000 | 1400    | 17000 | ms   | 2     |
| $t_{vfykey}$   | Verify Backdoor Access Key execution time          | —                   | —       | 35   | —       | 35   | —       | 35    | —       | 35    | μs   |       |
| $t_{ersallu}$  | Erase All Blocks Unsecure execution time           | —                   | 250     | 2800 | 400     | 4900 | 700     | 10000 | 1400    | 17000 | ms   | 2     |
| $t_{pgmpart}$  | Program Partition for EEPROM backup execution time | 32 KB EEPROM backup | 70      | —    | 70      | —    | 70      | —     | —       | —     | ms   | 3     |
|                |  | 64 KB EEPROM backup | 71      | —    | 71      | —    | 71      | —     | 150     | —     |      |       |

Table continues on the next page...

Table 26. QuadSPI electrical specifications

| FLASH PORT             | Sym              | Unit | FLASH A           |      |              |      |                   |      |                    |      |              |      |                   | FLASH B                |      |                  |                   |                 |
|------------------------|------------------|------|-------------------|------|--------------|------|-------------------|------|--------------------|------|--------------|------|-------------------|------------------------|------|------------------|-------------------|-----------------|
|                        |                  |      | RUN <sup>1</sup>  |      |              |      |                   |      | HSRUN <sup>1</sup> |      |              |      |                   | RUN/HSRUN <sup>2</sup> |      |                  |                   |                 |
|                        |                  |      | SDR               |      |              |      |                   |      | SDR                |      |              |      |                   | SDR                    |      | DDR <sup>3</sup> |                   |                 |
|                        |                  |      | Internal Sampling |      | Internal DQS |      |                   |      | Internal Sampling  |      | Internal DQS |      |                   | Internal Sampling      |      | External DQS     |                   |                 |
|                        |                  |      | N1                |      | PAD Loopback |      | Internal Loopback |      | N1                 |      | PAD Loopback |      | Internal Loopback |                        | N1   |                  | External DQS      |                 |
|                        |                  |      | Min               | Max  | Min          | Max  | Min               | Max  | Min                | Max  | Min          | Max  | Min               | Max                    | Min  | Max              | Min               | Max             |
| Register Settings      |                  |      |                   |      |              |      |                   |      |                    |      |              |      |                   |                        |      |                  |                   |                 |
| MCR[DDR_EN]            |                  | -    | 0                 | 0    | 0            | 0    | 0                 | 0    | 0                  | 0    | 0            | 0    | 0                 | 0                      | 0    | 1                |                   |                 |
| MCR[DQS_EN]            |                  | -    | 0                 | 1    | 1            | 0    | 1                 | 1    | 0                  | 1    | 1            | 0    | 1                 | 0                      | 1    |                  |                   |                 |
| MCR[SCLKCFG[0]]        |                  | -    | -                 | 1    | 0            | -    | 1                 | 0    | -                  | 1    | 0            | -    | -                 | -                      | -    | -                | -                 | -               |
| MCR[SCLKCFG[1]]        |                  | -    | -                 | 1    | 0            | -    | 1                 | 0    | -                  | 1    | 0            | -    | -                 | -                      | -    | -                | -                 | -               |
| MCR[SCLKCFG[2]]        |                  | -    | -                 | -    | -            | -    | -                 | -    | -                  | -    | -            | -    | -                 | -                      | -    | -                | -                 | 0               |
| MCR[SCLKCFG[3]]        |                  | -    | -                 | -    | -            | -    | -                 | -    | -                  | -    | -            | -    | -                 | -                      | -    | -                | -                 | 0               |
| MCR[SCLKCFG[5]]        |                  | -    | 0                 | 0    | 0            | 0    | 0                 | 0    | 0                  | 0    | 0            | 0    | 0                 | 0                      | 0    | 0                | 1                 |                 |
| SMPR[FSPHS]            |                  | -    | 0                 | 1    | 0            | 0    | 1                 | 0    | 0                  | 1    | 0            | 0    | 0                 | 0                      | 0    | 0                | 0                 | 0               |
| SMPR[FSDLY]            |                  | -    | 0                 | 0    | 0            | 0    | 0                 | 0    | 0                  | 0    | 0            | 0    | 0                 | 0                      | 0    | 0                | 0                 | 0               |
| SOCCR<br>[SOCCFG[7:0]] |                  |      | -                 | 0    | 23           | -    | 0                 | 30   | -                  | 0    | 30           | -    | -                 | -                      | -    | -                | -                 | -               |
| SOCCR[SOCCFG[15:8]]    |                  | -    | -                 | -    | -            | -    | -                 | -    | -                  | -    | -            | -    | -                 | -                      | -    | -                | 30                |                 |
| FLSHCR[TDH]            |                  | -    | 0x00              | 0x00 | 0x00         | 0x00 | 0x00              | 0x00 | 0x00               | 0x00 | 0x00         | 0x00 | 0x00              | 0x00                   | 0x00 | 0x01             |                   |                 |
| Timing Parameters      |                  |      |                   |      |              |      |                   |      |                    |      |              |      |                   |                        |      |                  |                   |                 |
| SCK Clock Frequency    | f <sub>SCK</sub> | MHz  | -                 | 38   | -            | 64   | -                 | 48   | -                  | 40   | -            | 80   | -                 | 50                     | -    | 20               | -                 | 20 <sup>4</sup> |
| SCK Clock Period       | t <sub>SCK</sub> | ns   | 1/SCK             | -    | 1/SCK        | -    | 1/SCK             | -    | 1/SCK              | -    | 1/SCK        | -    | 1/SCK             | -                      | 50.0 | -                | 50.0 <sup>4</sup> | -               |

Table continues on the next page...

### 6.4.1.2 12-bit ADC electrical characteristics

#### NOTE

- ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.
- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing. See [AN5426](#) for details

**Table 28. 12-bit ADC characteristics (2.7 V to 3 V) ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SS}$ )**

| Symbol           | Description                | Conditions <sup>1</sup> | Min. | Typ. <sup>2</sup> | Max.                                 | Unit             | Notes      |
|------------------|----------------------------|-------------------------|------|-------------------|--------------------------------------|------------------|------------|
| $V_{DDA}$        | Supply voltage             |                         | 2.7  | —                 | 3                                    | V                |            |
| $I_{DDA\_ADC}$   | Supply current per ADC     |                         | —    | 0.6               | —                                    | mA               | 3          |
| SMPLTS           | Sample Time                |                         | 275  | —                 | Refer to the <i>Reference Manual</i> | ns               |            |
| TUE <sup>4</sup> | Total unadjusted error     |                         | —    | ±4                | ±8                                   | LSB <sup>5</sup> | 6, 7, 8, 9 |
| DNL              | Differential non-linearity |                         | —    | ±1.0              | —                                    | LSB <sup>5</sup> | 6, 7, 8, 9 |
| INL              | Integral non-linearity     |                         | —    | ±2.0              | —                                    | LSB <sup>5</sup> | 6, 7, 8, 9 |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH}=V_{DDA}=V_{DD}$ , with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume  $V_{DDA} = 3\text{ V}$ ,  $\text{Temp} = 25\text{ }^\circ\text{C}$ ,  $f_{ADCK} = 40\text{ MHz}$ ,  $R_{AS}=20\text{ }\Omega$ , and  $C_{AS}=10\text{ nF}$ .
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5.  $1\text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to  $V_{DD}/V_{SS}$  or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.




Figure 14. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 0)




Figure 15. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 1)

## 6.5.4 FlexCAN electrical specifications

For supported baud rate, see section 'Protocol timing' of the *Reference Manual*.

## 6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.


- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

**Table 33. Master mode timing specifications**


| Symbol | Description                         | Min. | Max. | Unit        |
|--------|-------------------------------------|------|------|-------------|
| —      | Operating voltage                   | 2.97 | 3.6  | V           |
| S1     | SAI_MCLK cycle time                 | 40   | —    | ns          |
| S2     | SAI_MCLK pulse width high/low       | 45%  | 55%  | MCLK period |
| S3     | SAI_BCLK cycle time                 | 80   | —    | ns          |
| S4     | SAI_BCLK pulse width high/low       | 45%  | 55%  | BCLK period |
| S5     | SAI_RXD input setup before SAI_BCLK | 28   | —    | ns          |
| S6     | SAI_RXD input hold after SAI_BCLK   | 0    | —    | ns          |
| S7     | SAI_BCLK to SAI_TXD output valid    | —    | 8    | ns          |
| S8     | SAI_BCLK to SAI_TXD output invalid  | -2   | —    | ns          |
| S9     | SAI_FS input setup before SAI_BCLK  | 28   | —    | ns          |
| S10    | SAI_FS input hold after SAI_BCLK    | 0    | —    | ns          |
| S11    | SAI_BCLK to SAI_FS output valid     | —    | 8    | ns          |
| S12    | SAI_BCLK to SAI_FS output invalid   | -2   | —    | ns          |

**Table 36. RMI signal switching specifications (continued)**

| Symbol | Description                       | Min. | Max. | Unit |
|--------|-----------------------------------|------|------|------|
| RMI7   | RMI_CLK to TXD[1:0], TXEN invalid | 2    | —    | ns   |
| RMI8   | RMI_CLK to TXD[1:0], TXEN valid   | —    | 15   | ns   |



**Figure 26. RMI receive diagram**



**Figure 27. RMI transmit diagram**

The following table describes the MDIO electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- MDIO pin must have external Pull-up.

**Table 37. MDIO timing specifications**

| Symbol | Description         | Min. | Max. | Unit |
|--------|---------------------|------|------|------|
| —      | MDC Clock Frequency | —    | 2.5  | MHz  |

*Table continues on the next page...*

Table 38. SWD electrical specifications

| Symbol | Description                                     | Run Mode   |            |            |            | HSRUN Mode |            |            |            | VLPR Mode  |            |            |            | Unit |
|--------|---|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------|
|        |   | 5.0 V IO   |            | 3.3 V IO   |            | 5.0 V IO   |            | 3.3 V IO   |            | 5.0 V IO   |            | 3.3 V IO   |            |      |
|        |   | Min.       | Max.       |      |
| S1     | SWD_CLK frequency of operation                  | -          | 25         | -          | 25         | -          | 25         | -          | 25         | -          | 10         | -          | 10         | MHz  |
| S2     | SWD_CLK cycle period                            | 1/S1       | -          | ns   |
| S3     | SWD_CLK clock pulse width                       | $S2/2 - 5$ | $S2/2 + 5$ | ns   |
| S4     | SWD_CLK rise and fall times                     | -          | 1          | -          | 1          | -          | 1          | -          | 1          | -          | 1          | -          | 1          | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise   | 4          | -          | 4          | -          | 4          | -          | 4          | -          | 16         | -          | 16         | -          | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise | 3          | -          | 3          | -          | 3          | -          | 3          | -          | 10         | -          | 10         | -          | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid              | -          | 28         | -          | 38         | -          | 28         | -          | 38         | -          | 70         | -          | 77         | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                  | -          | 28         | -          | 38         | -          | 28         | -          | 38         | -          | 70         | -          | 77         | ns   |
| S13    | SWD_CLK high to SWD_DIO data invalid            | 0          | -          | 0          | -          | 0          | -          | 0          | -          | 0          | -          | 0          | -          | ns   |

### 7.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature,  $T_J$ , can be obtained from this equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

- $T_A$  = ambient temperature for the package ( $^{\circ}\text{C}$ )
- $R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $P_D$  = power dissipation in the package ( $\text{W}$ )

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta JC}$  = junction to case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta CA}$  = case to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

Table 43. Revision History (continued)

| Rev. No. | Date          | Substantial Changes   |
|----------|---------------|---|
|          |               | <ul style="list-style-type: none"> <li>• Updated values for <math>V_{REFH}</math> and <math>V_{REFL}</math> to add reference to the section "voltage and current operating requirements" for Min and Max values</li> <li>• Updated footnote to Typ.</li> <li>• Removed footnote from RAS Analog source resistance</li> <li>• Updated figure: ADC input impedance equivalency diagram</li> <li>• In table: <a href="#">12-bit ADC characteristics (2.7 V to 3 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>• Updated footnote to Typ.</li> </ul> </li> <li>• In table: <a href="#">12-bit ADC characteristics (3 V to 5.5 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>• Removed number for TUE</li> <li>• Updated footnote to Typ.</li> </ul> </li> <li>• In table: <a href="#">Comparator with 8-bit DAC electrical specifications</a> <ul style="list-style-type: none"> <li>• Updated Typ. of <math>I_{DDL5}</math> Supply current, Low-speed mode</li> <li>• Updated Typ. of <math>t_{DL5B}</math> Propagation delay, Low-speed mode</li> <li>• Updated Typ. of <math>t_{DH5S}</math> Propagation delay, High-speed mode</li> <li>• Updated <math>t_{DL5S}</math> Propagation delay</li> <li>• Added row for <math>t_{DDAC}</math> Initialization and switching settling time</li> <li>• Updated footnote</li> </ul> </li> <li>• Updated section <a href="#">LPSPI electrical specifications</a></li> <li>• Added section: <a href="#">SAI electrical specifications</a></li> <li>• Updated section: <a href="#">Ethernet AC specifications</a></li> <li>• Added section: <a href="#">Clockout frequency</a></li> <li>• Added section: <a href="#">Trace electrical specifications</a></li> <li>• Updated table: <a href="#">Table 41</a> : Updated numbers for S32K142 and S32K148</li> <li>• Updated table: <a href="#">Table 42</a> : Updated numbers for S32K148</li> <li>• Updated Document number for 32-pin QFN in topic <a href="#">Obtaining package dimensions</a></li> </ul> |
| 3        | 14 March 2017 | <ul style="list-style-type: none"> <li>• In <a href="#">Table 2</a> <ul style="list-style-type: none"> <li>• Updated min. value of <math>V_{DD\_OFF}</math></li> <li>• Added parameter <math>I_{INJ\_SUM\_AF}</math></li> </ul> </li> <li>• Updated <a href="#">Power mode transition operating behaviors</a></li> <li>• Updated <a href="#">Power consumption</a></li> <li>• Updated footnote to <math>T_{SPLL\_LOCK}</math> in <a href="#">SPLL electrical specifications</a></li> <li>• In <a href="#">12-bit ADC electrical characteristics</a> <ul style="list-style-type: none"> <li>• Updated table: <a href="#">12-bit ADC characteristics (2.7 V to 3 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Added typ. value to <math>I_{DDA\_ADC}</math>, TUE, DNL, and INL</li> <li>• Added min. value to SMPLTS</li> <li>• Removed footnote 'All the parameters in this table ...'</li> </ul> </li> <li>• Updated table: <a href="#">12-bit ADC characteristics (3 V to 5.5 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Added typ. value to <math>I_{DDA\_ADC}</math></li> <li>• Removed footnote 'All the parameters in this table ...'</li> </ul> </li> </ul> </li> <li>• In <a href="#">Flash timing specifications — commands</a> updated Max. value of <math>t_{Vfykey}</math> to 33 <math>\mu</math>s</li> </ul>  |
| 4        | 02 June 2017  | <ul style="list-style-type: none"> <li>• In section: <a href="#">Block diagram</a>, added block diagram for S32K11x series.</li> <li>• Updated figure: <a href="#">S32K1xx product series comparison</a>.</li> <li>• In section: <a href="#">Selecting orderable part number</a>, added reference to attachment <a href="#">S32K_Part_Numbers.xlsx</a>.</li> <li>• In section: <a href="#">Ordering information</a> <ul style="list-style-type: none"> <li>• Updated figure: Ordering information.</li> </ul> </li> <li>• In <a href="#">Table 1</a>,</li> </ul>  |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date        | Substantial Changes  |
|----------|-------------|--|
|          |             | <ul style="list-style-type: none"> <li>• Updated note 'All the limits defined ...'</li> <li>• Updated parameter 'I<sub>INJPAD_DC_ABS</sub>', 'V<sub>IN_DC</sub>', I<sub>INJSUM_DC_ABS</sub>.</li> <li>• In <a href="#">Table 2</a>, <ul style="list-style-type: none"> <li>• Updated parameter I<sub>INJPAD_DC_OP</sub> and I<sub>INJSUM_DC_OP</sub>.</li> </ul> </li> <li>• In <a href="#">Table 5</a>, updated TBDs for V<sub>LVR_HYST</sub>, V<sub>LVD_HYST</sub>, and V<sub>LVW_HYST</sub></li> <li>• In <a href="#">Power mode transition operating behaviors</a>, <ul style="list-style-type: none"> <li>• Added VLPR → VLPS</li> <li>• Added VLPS → VLPR</li> <li>• Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> </ul> </li> <li>• In <a href="#">Table 7</a>, updated the specifications for S32K144.</li> <li>• Updated the attachment <i>S32K1xx_Power_Modes_Configuration.xlsx</i>.</li> <li>• In <a href="#">Table 15</a>, removed C<sub>IN_A</sub>.</li> <li>• In <a href="#">Table 17</a>, <ul style="list-style-type: none"> <li>• Updated specificatins for g<sub>mXOSC</sub>.</li> <li>• Removed I<sub>DDOSC</sub></li> </ul> </li> <li>• In <a href="#">Table 19</a>, <ul style="list-style-type: none"> <li>• Added parameter ΔF125.</li> <li>• Removed I<sub>DDFIRC</sub></li> </ul> </li> <li>• In <a href="#">Table 20</a>, <ul style="list-style-type: none"> <li>• Added parameter ΔF125.</li> <li>• Removed I<sub>DDSIRC</sub></li> </ul> </li> <li>• In <a href="#">Table 21</a>, removed I<sub>LPO</sub></li> <li>• Updated section: <a href="#">Flash memory module (FTFC) electrical specifications</a></li> <li>• In section: <a href="#">12-bit ADC operating conditions</a>, <ul style="list-style-type: none"> <li>• Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 28</a></li> <li>• Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 29</a></li> </ul> </li> <li>• In section: <a href="#">QuadSPI AC specifications</a>, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'.</li> <li>• In section: <a href="#">12-bit ADC operating conditions</a>, updated <a href="#">Table 27</a>.</li> <li>• In section: <a href="#">CMP with 8-bit DAC electrical specifications</a>, added note 'For comparator IN signals adjacent ...'</li> <li>• In table: <a href="#">Table 32</a>, minor update in footnote 6.</li> <li>• In table: <a href="#">Table 41</a>, updated specifications for S32K146.</li> </ul> |
| 5        | 06 Dec 2017 | <ul style="list-style-type: none"> <li>• Removed S32K148 from 'Caution'</li> <li>• Updated figure: <a href="#">S32K1xx product series comparison</a> for <ul style="list-style-type: none"> <li>• 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>• Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>• In <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>• Added note 'Unless otherwise ...'</li> <li>• Added parameter 'Added note 'T<sub>ramp_MCU</sub>'</li> <li>• Updated footnote for 'T<sub>ramp</sub>'</li> </ul> </li> <li>• In <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>• Added footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...' against parameter 'V<sub>DD</sub> - V<sub>DDA</sub>'</li> <li>• Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>• In <a href="#">Power and ground pins</a> <ul style="list-style-type: none"> <li>• Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>• Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>• In <a href="#">Power mode transition operating behaviors</a> :</li> </ul>   |

Table continues on the next page...

Table 43. Revision History

| Rev. No. | Date | Substantial Changes   |
|----------|------|---|
|          |      | <ul style="list-style-type: none"> <li>• Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x – FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled'</li> <li>• Updated numbers for: <ul style="list-style-type: none"> <li>• VLPR → VLPS</li> <li>• VLPS → VLPR</li> <li>• 'RUN → Compute operation'</li> <li>• RUN → VLPS</li> <li>• RUN → VLPR</li> </ul> </li> <li>• In <a href="#">Power consumption</a> : <ul style="list-style-type: none"> <li>• Updated specs for S32K142, S32K144, and S32K148</li> <li>• Updated footnote 'Typical current numbers are indicative ...'</li> <li>• Updated footnote 'The S32K148 data ...'</li> <li>• Removed footnote 'Above S32K148 data is preliminary targets only'</li> <li>• Added new table 'Power consumption at 3.3 V'</li> </ul> </li> <li>• In <a href="#">General AC specifications</a> : <ul style="list-style-type: none"> <li>• Updated max value and footnote of WFRST</li> <li>• Updated symbol for not filtered pulse to 'WNFRST', updated min value, removed max. value, and added footnote</li> </ul> </li> <li>• Fixed naming conventions to align with DS in <a href="#">DC electrical specifications at 3.3 V Range</a> and <a href="#">DC electrical specifications at 5.0 V Range</a></li> <li>• Updated specs for <a href="#">AC electrical specifications at 3.3 V range</a> and <a href="#">AC electrical specifications at 5 V range</a></li> <li>• In <a href="#">Device clock specifications</a> : <ul style="list-style-type: none"> <li>• Updated <math>f_{BUS}</math> to 48 for 11x</li> <li>• Added footnote to <math>f_{BUS}</math> for 14x</li> </ul> </li> <li>• In <a href="#">External System Oscillator frequency specifications</a> : <ul style="list-style-type: none"> <li>• Added specs for S32K11x</li> <li>• Updated '<math>t_{dc\_extal}</math>' for S32K14x</li> <li>• Added footnote 'Frequencies below ...' to '<math>f_{ec\_extal}</math>' and '<math>t_{dc\_extal}</math>'</li> </ul> </li> <li>• Split <a href="#">Flash timing specifications — commands</a> for S32K14x and S32K11x</li> <li>• Updated <a href="#">Flash timing specifications — commands</a> for S32K14x</li> <li>• In <a href="#">Reliability specifications</a> : <ul style="list-style-type: none"> <li>• Added footnote 'Data retention period ...' for 'tnvmretp1k' and 'tnvmretee'</li> <li>• Minor update in footnote for 'nnvmwree16' 'nnvmwree256'</li> </ul> </li> <li>• In <a href="#">QuadSPI AC specifications</a> : <ul style="list-style-type: none"> <li>• Updated 'MCR[SCLKCFG[5]]' value to 0</li> <li>• Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback value to 1.6</li> <li>• Updated 'Data Input Setup Time' DDR External DQS min. value to 2</li> <li>• Updated 'Data Input Hold Time' DDR External DQS min. value to 20</li> <li>• Updated figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram'</li> </ul> </li> <li>• In <a href="#">12-bit ADC electrical characteristics</a> : <ul style="list-style-type: none"> <li>• Added note 'On reduced pin packages where ...'</li> <li>• Removed max. value of '<math>I_{DDA\_ADC}</math>'</li> <li>• Added note 'Due to triple ...'</li> </ul> </li> <li>• In <a href="#">12-bit ADC operating conditions</a>, removed parameter '<math>\Delta V_{DDA}</math>'</li> <li>• In <a href="#">CMP with 8-bit DAC electrical specifications</a> : <ul style="list-style-type: none"> <li>• Updated Typ. and Max. values of '<math>I_{DDL5}</math>'</li> <li>• Updated Typ. value of '<math>t_{DHSB}</math>'</li> <li>• Updated Typ. value of '<math>V_{HYST1}</math>', '<math>V_{HYST2}</math>', and '<math>V_{HYST3}</math>'</li> </ul> </li> <li>• In <a href="#">LPSPI electrical specifications</a> : <ul style="list-style-type: none"> <li>• Updated '<math>f_{periph}</math>' and '<math>f_{op}</math>', and '<math>t_{SPSCK}</math>'</li> </ul> </li> </ul> |

Table continues on the next page...