



Welcome to [E-XFL.COM](#)

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, FlexIO, I²C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144hrt0vlhr

Table of Contents

1	Block diagram.....	4	6.2.5	SPLL electrical specifications	32
2	Feature comparison.....	5	6.3	Memory and memory interfaces.....	32
3	Ordering information.....	7	6.3.1	Flash memory module (FTFC) electrical specifications.....	32
	3.1 Selecting orderable part number	7	6.3.1.1	Flash timing specifications — commands.....	32
	3.2 Ordering information	8	6.3.1.2	Reliability specifications.....	37
4	General.....	9	6.3.2	QuadSPI AC specifications.....	38
	4.1 Absolute maximum ratings.....	9	6.4	Analog modules.....	42
	4.2 Voltage and current operating requirements.....	10	6.4.1	ADC electrical specifications.....	42
	4.3 Thermal operating characteristics.....	11	6.4.1.1	12-bit ADC operating conditions.....	42
	4.4 Power and ground pins.....	12	6.4.1.2	12-bit ADC electrical characteristics.....	44
	4.5 LVR, LVD and POR operating requirements.....	14	6.4.2	CMP with 8-bit DAC electrical specifications.....	46
	4.6 Power mode transition operating behaviors.....	15	6.5	Communication modules.....	50
	4.7 Power consumption.....	16	6.5.1	LPUART electrical specifications.....	50
	4.8 ESD handling ratings.....	21	6.5.2	LP SPI electrical specifications.....	50
	4.9 EMC radiated emissions operating behaviors.....	21	6.5.3	LPI2C electrical specifications.....	56
5	I/O parameters.....	22	6.5.4	FlexCAN electrical specifications.....	57
	5.1 AC electrical characteristics.....	22	6.5.5	SAI electrical specifications.....	57
	5.2 General AC specifications.....	22	6.5.6	Ethernet AC specifications.....	59
	5.3 DC electrical specifications at 3.3 V Range.....	23	6.5.7	Clockout frequency.....	62
	5.4 DC electrical specifications at 5.0 V Range.....	24	6.6	Debug modules.....	62
	5.5 AC electrical specifications at 3.3 V range	25	6.6.1	SWD electrical specofications	62
	5.6 AC electrical specifications at 5 V range	25	6.6.2	Trace electrical specifications.....	64
	5.7 Standard input pin capacitance.....	26	6.6.3	JTAG electrical specifications.....	65
	5.8 Device clock specifications.....	26	7	Thermal attributes.....	68
6	Peripheral operating requirements and behaviors.....	27	7.1	Description.....	68
	6.1 System modules.....	27	7.2	Thermal characteristics.....	68
	6.2 Clock interface modules.....	27	7.3	General notes for specifications at maximum junction temperature.....	73
	6.2.1 External System Oscillator electrical specifications....	27	8	Dimensions.....	74
	6.2.2 External System Oscillator frequency specifications .	29	8.1	Obtaining package dimensions	74
	6.2.3 System Clock Generation (SCG) specifications.....	31	9	Pinouts.....	75
	6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications.....	31	9.1	Package pinouts and signal descriptions.....	75
	6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications	31	10	Revision History.....	75
	6.2.4 Low Power Oscillator (LPO) electrical specifications	32			

Feature comparison

Description Input Multiplexing sheet(s) attached with Reference Manual.

	S32K11x		S32K14x				
Parameter	K116	K118	K142	K144	K146	K148	
Core	Arm® Cortex™-M0+		Arm® Cortex™-M4F				
Frequency	48 MHz		80 MHz (RUN mode) or 112 MHz (HSRUN mode) ¹				
System	IEEE-754 FPU	○			●		
	Cryptographic Services Engine (CSEc) ¹	●			●		
	CRC module	1x			1x		
	ISO 26262	capable up to ASIL-B		capable up to ASIL-B			
	Peripheral speed	up to 48 MHz		up to 112 MHz (HSRUN)			
	Crossbar	●			●		
	DMA	●			●		
	External Watchdog Monitor (EWM)	○			●		
	Memory Protection Unit (MPU)	●			●		
	FIRC CMU	●			○		
	Watchdog	1x			1x		
	Low power modes	●			●		
	HSRUN mode ¹	○			●		
Memory	Number of I/Os	up to 43	up to 58	up to 89	up to 128	up to 156	
	Single supply voltage	2.7 - 5.5 V		2.7 - 5.5 V			
	Ambient Operation Temperature (Ta)	-40°C to +105°C / +125°C		-40°C to +105°C / +125°C			
	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB ²
	Error Correcting Code (ECC)	●			●		
	System RAM (including FlexRAM and MTB)	17 KB	25 KB	32 KB	64 KB	128 KB	256 KB
	FlexRAM (also available as system RAM)	2 KB		4 KB			
Timer	Cache	○			4 KB		
	EEPROM emulated by FlexRAM ¹	2 KB (up to 32 KB D-Flash)		4 KB (up to 64 KB D-Flash)			See footnote 3
	External memory interface	○		○			QuadSPI incl. HyperBus TM
	Low Power Interrupt Timer (LPIT)	1x			1x		
	FlexTimer (16-bit counter) 8 channels	2x (16)		4x (32)	6x (48)	8x (64)	
Analog	Low Power Timer (LPTMR)	1x			1x		
	Real Time Counter (RTC)	1x			1x		
	Programmable Delay Block (PDB)	1x			2x		
	Trigger mux (TRGMUX)	1x (43)	1x (45)	1x (64)	1x (73)	1x (81)	
Communication	12-bit SAR ADC (1 Msps each)	1x (13)	1x (16)	2x (16)	2x (24)	2x (32)	
	Comparator with 8-bit DAC	1x			1x		
	10/100 Mbps IEEE-1588 Ethernet MAC	○		○		1x	
	Serial Audio Interface (AC97, TDM, I2S)	○		○		2x	
	Low Power UART/LIN (LPUART) (Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602)	2x		2x	3x		
	Low Power SPI (LPSPI)	1x	2x	2x	3x		
	Low Power I2C (LPI2C)	1x			1x		2x
IDEs	FlexCAN (CAN-FD ISO/CD 11898-1)	1x (1x with FD)		2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1x		1x			
Other	Debug & trace	SWD, MTB (1 KB), JTAG ⁴		SWD, JTAG (ITM, SWV, SWO)			SWD, JTAG (ITM, SWV, SWO), ETM
	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Studio (GCC) + SDK, IAR, GHS, Arm®, Lauterbach, iSystems		NXP S32 Design Studio (GCC) + SDK, IAR, GHS, Arm®, Lauterbach, iSystems			
Packages ⁵	32-pin QFN 48-pin LQFP	48-pin LQFP 64-pin LQFP	64-pin LQFP 100-pin LQFP	64-pin LQFP 100-pin LQFP 100-pin MAPBGA 144-pin LQFP	64-pin LQFP 100-pin MAPBGA 100-pin LQFP 144-pin LQFP	64-pin LQFP 100-pin MAPBGA 100-pin LQFP 144-pin LQFP	100-pin MAPBGA 144-pin LQFP 176-pin LQFP

LEGEND:

- Not implemented
 - Available on the device
- 1 No write or erase access to Flash module, including Security (CSEc) and EEPROM commands, are allowed when device is running at HSRUN mode (112MHz) or VLPR mode.
- 2 Available when EEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash.
- 3 4 KB (up to 512 KB D-Flash as a part of 2 MB Flash). Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details.
- 4 Only for Boundary Scan Register
- 5 See Dimensions section for package drawings

Figure 3. S32K1xx product series comparison

5. V_{REFH} should always be equal to or less than $V_{DDA} + 0.1$ V and $V_{DD} + 0.1$ V
6. Open drain outputs must be pulled to V_{DD} .
7. When input pad voltage levels are close to V_{DD} or V_{SS} , practically no current injection is possible.

4.3 Thermal operating characteristics

Table 3. Thermal operating characteristics for 64 LQFP, 100 LQFP, and 100 MAP-BGA packages.

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
T_A C-Grade Part	Ambient temperature under bias	-40	—	85 ¹	°C
T_J C-Grade Part	Junction temperature under bias	-40	—	105 ¹	°C
T_A V-Grade Part	Ambient temperature under bias	-40	—	105 ¹	°C
T_J V-Grade Part	Junction temperature under bias	-40	—	125 ¹	°C
T_A M-Grade Part	Ambient temperature under bias	-40	—	125 ²	°C
T_J M-Grade Part	Junction temperature under bias	-40	—	135 ²	°C

1. Values mentioned are measured at ≤ 112 MHz in HSRUN mode.
2. Values mentioned are measured at ≤ 80 MHz in RUN mode.

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

Chip/Device	Ambient Temperature (°C)	VLPS (µA) ²		VLPR (mA)			STOP1 (mA)	STOP2 (mA)	RUN@48 MHz (mA)		RUN@64 MHz (mA)		RUN@80 MHz (mA)		HSRUN@112 MHz (mA) ³		General IDDMHz (µA/MHz) ⁴	
		Peripherals disabled ⁵	Peripherals enabled	Peripherals disabled ⁶	Peripherals enabled use case 1 ⁶	Peripherals enabled use case 2 ⁷			Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled		
		Max	1637	1694	3.1	3.21	NA	12.7	13.7	25	32.9	30.7	38.8	36	43.8	NA	450	
S32K144	25	Typ	29.8	42	1.48	1.50	2.91	7	7.7	19.7	26.9	25.1	33.3	30.2	39.6	43.3	55.6	378
	85	Typ	150	159	1.72	1.85	3.08	7.2	8.1	20.4	27.1	26.1	33.5	30.5	40	43.9	56.1	381
		Max	359	384	2.60	2.65	NA	9.2	9.9	23.2	29.6	29.3	36.2	34.8	42.1	46.3	59.7	435
	105	Typ	256	273	1.80	2.10	3.23	7.8	8.5	20.6	27.4	26.6	33.8	31.2	40.5	44.8	57.1	390
		Max	850	900	2.65	2.70	NA	10.3	11.1	23.9	30.6	30.3	37.3	35.6	43.5	47.9	61.3	445
	125	Typ	NA	NA	NA	NA	3.65	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	
		Max	1960	1998	3.18	3.25	NA	12.9	13.8	26.9	33.6	35	40.3	38.7	46.8	NA	484	
S32K146	25	Typ	37	47	1.57	1.61	3.3	8	9.2	23.4	31.4	30.5	40.2	36.2	47.6	52	68.3	452
	85	Typ	207	209	1.79	1.83	3.54	8.9	10.1	24.4	32.4	31.5	41.3	37.2	48.7	53.3	69.8	465
		Max	974	981	3.32	3.38	NA	12.7	13.9	29.3	37.9	36.7	47	42.4	54.4	60.3	78	530
	105	Typ	419	422	1.99	2.04	3.78	9.8	11	25.3	33.4	32.5	42.2	38.1	49.6	54.4	70.8	477
		Max	2004	2017	4.06	4.13	NA	17.1	18.3	34.1	42.6	41.3	51.4	46.9	58.8	65.7	82.8	587
	125	Typ	NA	NA	NA	NA	4.44	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	
		Max	3358	3380	5.28	5.38	NA	22.6	23.7	40.2	48.8	47.3	57.4	52.8	64.8	NA	660	
S32K148 ⁸	25	Typ	38	54	2.17	2.20	3.45	8.5	9.6	27.6	34.9	35.5	45.3	42.1	57.7	60.3	83.3	526
	85	Typ	336	357	2.30	2.35	3.74	10.1	11.1	29.1	37.0	36.8	46.6	43.4	59.9	62.9	88.7	543

Table continues on the next page...

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

Chip/Device	Ambient Temperature (°C)	VLPS (μ A) ²		VLPR (mA)			STOP1 (mA)	STOP2 (mA)	RUN@48 MHz (mA)		RUN@64 MHz (mA)		RUN@80 MHz (mA)		HSRUN@112 MHz (mA) ³		IDD/MHz (μ A/MHz) ⁴	
		Peripherals disabled ⁵	Peripherals enabled	Peripherals disabled ⁶	Peripherals enabled use case 1 ⁶	Peripherals enabled use case 2 ⁷			Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Peripherals enabled		
	105	Max	1660	1736	3.48	3.55	NA	14.5	15.6	34.8	43.6	41.9	53.9	48.7	65.1	70.4	96.1	609
		Typ	560	577	2.49	2.54	4.03	10.9	11.9	29.8	37.8	37.6	47.5	45.2	61.5	63.8	89.1	565
		Max	2945	2970	4.40	4.47	NA	18.0	19.0	38.4	46.8	44.9	55.3	51.6	66.8	73.6	97.4	645
	125	Typ	NA	NA	NA	NA	4.85	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	719
		Max	3990	4166	6.00	6.08	NA	23.4	24.5	44.3	52.5	50.9	61.3	57.5	71.6	NA	NA	

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes $V_{DD} = V_{DDA} = V_{REFH} = 5$ V, temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and On-chip pulldown is enabled for all unused input pins.
2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
3. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
4. Values mentioned for S32K14x devices are measured at RUN@80 MHz with peripherals disabled and values mentioned for S32K11x devices are measured at RUN@48 MHz with peripherals disabled.
5. With PMC_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.
6. Data collected using RAM
7. Numbers on limited samples size and data collected with Flash
8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are inactive.

5. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144_IO_Signal_Description_Input_Multiplexing.xlsx* attached with the *Reference Manual*.
6. Measured at input V = V_{SS}
7. Measured at input V = V_{DD}

5.5 AC electrical specifications at 3.3 V range

Table 13. AC electrical specifications at 3.3 V Range

Symbol	DSE	Rise time (nS) ¹		Fall time (nS) ¹		Capacitance (pF) ²
		Min.	Max.	Min.	Max.	
tRF _{GPIO}	NA	3.2	14.5	3.4	15.7	25
		5.7	23.7	6.0	26.2	50
		20.0	80.0	20.8	88.4	200
tRF _{GPIO-HD}	0	3.2	14.5	3.4	15.7	25
		5.7	23.7	6.0	26.2	50
		20.0	80.0	20.8	88.4	200
	1	1.5	5.8	1.7	6.1	25
		2.4	8.0	2.6	8.3	50
		6.3	22.0	6.0	23.8	200
tRF _{GPIO-FAST}	0	0.6	2.8	0.5	2.8	25
		3.0	7.1	2.6	7.5	50
		12.0	27.0	10.3	26.8	200
	1	0.4	1.3	0.38	1.3	25
		1.5	3.8	1.4	3.9	50
		7.4	14.9	7.0	15.3	200

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. For protocol specific AC specifications, see respective sections.

5.6 AC electrical specifications at 5 V range

Table 14. AC electrical specifications at 5 V Range

Symbol	DSE	Rise time (nS) ¹		Fall time (nS) ¹		Capacitance (pF) ²
		Min.	Max.	Min.	Max.	
tRF _{GPIO}	NA	2.8	9.4	2.9	10.7	25
		5.0	15.7	5.1	17.4	50
		17.3	54.8	17.6	59.7	200
tRF _{GPIO-HD}	0	2.8	9.4	2.9	10.7	25
		5.0	15.7	5.1	17.4	50

Table continues on the next page...

Table 18. External System Oscillator frequency specifications

Symbol	Description	Min.		Typ.		Max.		Unit	Notes
		S32K14x	S32K11x	S32K14x	S32K11x	S32K14x	S32K11x		
f_{osc_hi}	Oscillator crystal or resonator frequency	4		—		40		MHz	
f_{ec_extal}	Input clock frequency (external clock mode)	—		—		50	48	MHz	1
t_{dc_extal}	Input clock duty cycle (external clock mode)	48		50		52		%	1
t_{cst}	Crystal Start-up Time								
	8 MHz low-gain mode (HGO=0)	—		1.5		—		ms	2
	8 MHz high-gain mode (HGO=1)	—		2.5		—			
	40 MHz low-gain mode (HGO=0)	—		2		—			
	40 MHz high-gain mode (HGO=1)	—		2		—			

1. Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60%
2. Proper PC board layout procedures must be followed to achieve specifications.

6.2.3 System Clock Generation (SCG) specifications

6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications

Table 19. Fast internal RC Oscillator electrical specifications

Symbol	Parameter ¹	Value			Unit
		Min.	Typ.	Max.	
F_{FIRC}	FIRC target frequency	—	48	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	± 0.5	± 1	% F_{FIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	± 0.5	± 1.1	% F_{FIRC}
T_{Startup}	Startup time	—	3.4	5	μs^2
$T_{\text{JIT}}^{\text{3}}$	Cycle-to-Cycle jitter	—	300	500	ps
$T_{\text{JIT}}^{\text{3}}$	Long term jitter over 1000 cycles	—	0.04	0.1	% F_{FIRC}

- With FIRC regulator enable
- Startup time is defined as the time between clock enablement and clock availability for system use.
- FIRC as system clock

NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications

Table 20. Slow internal RC oscillator (SIRC) electrical specifications

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
F_{SIRC}	SIRC target frequency	—	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	—	± 3	% F_{SIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	—	± 3.3	% F_{SIRC}
T_{Startup}	Startup time	—	9	12.5	μs^1

- Startup time is defined as the time between clock enablement and clock availability for system use.

6.3.1.1 Flash timing specifications — commands

Table 23. Flash command timing specifications for S32K14x

Symbol	Description ¹	S32K142		S32K144		S32K146		S32K148				
		Typ	Max	Typ	Max	Typ	Max	Typ	Max	Unit	Notes	
t_{rd1blk}	Read 1 Block execution time	32 KB flash	—	—	—	—	—	—	—	ms		
		64 KB flash	—	0.5	—	0.5	—	0.5	—			
		128 KB flash	—	—	—	—	—	—	—			
		256 KB flash	—	2	—	—	—	—	—			
		512 KB flash	—	—	—	1.8	—	2	—			
t_{rd1sec}	Read 1 Section execution time	2 KB flash	—	75	—	75	—	75	—	μs		
		4 KB flash	—	100	—	100	—	100	—			
t_{pgmchk}	Program Check execution time	—	—	95	—	95	—	95	—	μs		
t_{pgm8}	Program Phrase execution time	—	90	225	90	225	90	225	90	μs		
t_{ersblk}	Erase Flash Block execution time	32 KB flash	—	—	—	—	—	—	—	ms	2	
		64 KB flash	30	550	30	550	30	550	—			
		128 KB flash	—	—	—	—	—	—	—			
		256 KB flash	250	2125	—	—	—	—	—			
		512 KB flash	—	—	250	4250	250	4250	250	4250		
$t_{tersscr}$	Erase Flash Sector execution time	—	12	130	12	130	12	130	12	130	ms	2
$t_{pgmsec1k}$	Program Section execution time (1KB flash)	—	5	—	5	—	5	—	5	—	ms	
t_{rd1all}	Read 1s All Block execution time	—	—	2.8	—	2.3	—	5.2	—	8.2	ms	
t_{rdonce}	Read Once execution time	—	—	30	—	30	—	30	—	30	μs	
$t_{pgmonce}$	Program Once execution time	—	90	—	90	—	90	—	90	—	μs	
t_{ersall}	Erase All Blocks execution time	—	250	2800	400	4900	700	10000	1400	17000	ms	2
t_{vfykey}	Verify Backdoor Access Key execution time	—	—	35	—	35	—	35	—	35	μs	
$t_{ersallu}$	Erase All Blocks Unsecure execution time	—	250	2800	400	4900	700	10000	1400	17000	ms	2
$t_{pgmpart}$	Program Partition for EEPROM backup execution time	32 KB EEPROM backup	70	—	70	—	70	—	—	—	ms	3
		64 KB EEPROM backup	71	—	71	—	71	—	150	—		

Table continues on the next page...

Table 23. Flash command timing specifications for S32K14x (continued)

Symbol	Description ¹		S32K142		S32K144		S32K146		S32K148		Unit	Notes
			Typ	Max	Typ	Max	Typ	Max	Typ	Max		
	setting (32-bit write complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	200	550	200	550		
t _{quickwrClnup}	Quick Write Cleanup execution time	—	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	ms	⁷

1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

Symbol	Description ¹		S32K116		S32K118			
			Typ	Max	Typ	Max	Unit	Notes
t _{rd1blk}	Read 1 Block execution time	32 KB flash	—	0.36	—	0.36	ms	
		64 KB flash	—	—	—	—		
		128 KB flash	—	1.2	—	—		
		256 KB flash	—	—	—	2		
		512 KB flash	—	—	—	—		
t _{rd1sec}	Read 1 Section execution time	2 KB flash	—	75	—	75	µs	
		4 KB flash	—	100	—	100		
t _{pgmchk}	Program Check execution time	—	—	100	—	100	µs	
t _{pgm8}	Program Phrase execution time	—	90	225	90	225	µs	
t _{ersblk}	Erase Flash Block execution time	32 KB flash	15	300	15	300	ms	²
		64 KB flash	—	—	—	—		
		128 KB flash	120	1100	—	—		
		256 KB flash	—	—	250	2125		
		512 KB flash	—	—	—	—		

Table continues on the next page...

Table 24. Flash command timing specifications for S32K11x (continued)

Symbol	Description ¹	S32K116		S32K118		Unit	Notes
		Typ	Max	Typ	Max		
t _{eewr32b}	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	μs ^{3·4}
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t _{quickwr}	32-bit Quick Write execution time: Time from CCIF clearing (start the write) until CCIF setting (32-bit write complete, ready for next 32-bit write)	1st 32-bit write	200	550	200	550	μs ^{4·5·6}
		2nd through Next to Last (Nth-1) 32-bit write	150	550	150	550	
		Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	
t _{quickwrClup}	Quick Write Cleanup execution time	—	—	(# of Quick Writes) * 2.0	—	(# of Quick Writes) * 2.0	ms ⁷

1. All command times assume 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 μs, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

6.3.1.2 Reliability specifications

Table 25. NVM reliability specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
When using as Program and Data Flash						
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	—	—	years	¹
n _{nvmeycp}	Cycling endurance	1 K	—	—	cycles	^{2, 3}

Table continues on the next page...

Table 26. QuadSPI electrical specifications

FLASH PORT	Sym	Unit	FLASH A										FLASH B					
			RUN ¹					HSRUN ¹					RUN/HSRUN ²					
			SDR					SDR					SDR		DDR ³			
			Internal Sampling		Internal DQS				Internal Sampling		Internal DQS				Internal Sampling		External DQS	
			N1		PAD Loopback		Internal Loopback		N1		PAD Loopback		Internal Loopback		N1		External DQS	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	
Register Settings																		
MCR[DDR_EN]		-	0		0		0		0		0		0		0		1	
MCR[DQS_EN]		-	0		1		1		0		1		1		0		1	
MCR[SCLKCFG[0]]		-	-		1		0		-		1		0		-		-	
MCR[SCLKCFG[1]]		-	-		1		0		-		1		0		-		-	
MCR[SCLKCFG[2]]		-	-		-		-		-		-		-		-		0	
MCR[SCLKCFG[3]]		-	-		-		-		-		-		-		-		0	
MCR[SCLKCFG[5]]		-	0		0		0		0		0		0		0		1	
SMPR[FSPHS]		-	0		1		0		0		1		0		0		0	
SMPR[FSDLY]		-	0		0		0		0		0		0		0		0	
SOCCR [SOCCFG[7:0]]			-		0		23		-		0		30		-		-	
SOCCR[SOCCFG[15:8]]		-	-		-		-		-		-		-		-		30	
FLSHCR[TDH]		-	0x00		0x00		0x00		0x00		0x00		0x00		0x00		0x01	
Timing Parameters																		
SCK Clock Frequency	f _{SCK}	MHz	-	38	-	64	-	48	-	40	-	80	-	50	-	20	-	20 ⁴
SCK Clock Period	t _{SCK}	ns	-	-	1/f _{SCK}	-	1/f _{SCK}	-	1/f _{SCK}	-	1/f _{SCK}	-	1/f _{SCK}	-	50.0	-	50.0 ⁴	-

Table continues on the next page...




Figure 9. QuadSPI input timing (SDR mode) diagram





Figure 10. QuadSPI output timing (SDR mode) diagram



TIS – Setup Time

TIH – Hold Time

Figure 11. QuadSPI input timing (HyperRAM mode) diagram

ADC electrical specifications




Figure 14. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 0)




Figure 15. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 1)

Table 32. LPSPI electrical specifications¹ (continued)

Num	Symbol	Description	Conditions	Run Mode ²				HSRUN Mode ²				VLPR Mode				Unit	
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
8	t _a	Slave access time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns	
9	t _{dis}	Slave MISO (SOUT) disable time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns	
10	t _v	Data valid (after SPSCK edge)	Slave	-	30	-	39	-	26	-	36 ¹¹ 31 ¹²	-	92	-	96	ns	
			Master	-	12	-	16	-	11	-	15	-	47	-	48		
			Master Loopback ⁵	-	12	-	16	-	11	-	15	-	47	-	48		
			Master Loopback(slow) ⁶	-	8	-	10	-	7	-	9	-	44	-	44		
11	t _{HO}	Data hold time(outputs)	Slave	4	-	4	-	4	-	4	-	4	-	4	-	ns	
			Master	-15	-	-22	-	-15	-	-23	-	-22	-	-29	-		
			Master Loopback ⁵	-10	-	-14	-	-10	-	-14	-	-14	-	-19	-		
			Master Loopback(slow) ⁶	-15	-	-22	-	-15	-	-22	-	-21	-	-27	-		
12	t _{RI/FI}	Rise/Fall time input	Slave	-	1	-	1	-	1	-	1	-	1	-	1	ns	
			Master	-		-		-		-		-		-			
			Master Loopback ⁵	-		-		-		-		-		-			
			Master Loopback(slow) ⁶	-		-		-		-		-		-			
13	t _{RO/FO}	Rise/Fall time output	Slave	-	25	-	25	-	25	-	25	-	25	-	25	ns	
			Master	-		-		-		-		-		-			
			Master Loopback ⁵	-		-		-		-		-		-			

Table continues on the next page...

Table 40. JTAG electrical specifications

Symbol	Description	Run Mode				HSRUN Mode				VLPR Mode				Unit	
		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
J1	TCLK frequency of operation													MHz	
	Boundary Scan	-	20	-	20	-	20	-	20	-	10	-	10		
	JTAG	-	20	-	20	-	20	-	20	-	10	-	10		
J2	TCLK cycle period	1/J1	-	1/J1	-	1/J1	-	1/J1	-	1/J1	-	1/J1	-	ns	
J3	TCLK clock pulse width													ns	
	Boundary Scan	5	5	5	5	5	5	5	5	5	5	5	5		
	JTAG	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5		
J4	TCLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns	
J5	Boundary scan input data setup time to TCLK rise	5	-	5	-	5	-	5	-	5	-	15	-	ns	
J6	Boundary scan input data hold time after TCLK rise	5	-	5	-	5	-	5	-	5	-	8	-	ns	
J7	TCLK low to boundary scan output data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J8	TCLK low to boundary scan output data invalid	0	-	0	-	0	-	0	-	0	-	0	-		
J9	TCLK low to boundary scan output high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J10	TMS, TDI input data setup time to TCLK rise	3	-	3	-	3	-	3	-	15	-	15	-	ns	
J11	TMS, TDI input data hold time after TCLK rise	2	-	2	-	2	-	2	-	8	-	8	-	ns	
J12	TCLK low to TDO data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J13	TCLK low to TDO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns	
J14	TCLK low to TDO high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns	

Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Package Top ⁷	Natural Convection	Ψ_{JT}	32	1	NA	NA	NA	NA	NA	
				4	2	NA	NA	NA	NA	
				NA	2	2	2	2	NA	
				NA	NA	2	2	2	NA	
				NA	NA	NA	NA	2	1	
				NA	NA	NA	NA	NA	1	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Dimensions

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- T_T = thermocouple temperature on top of the package (°C)
- Ψ_{JT} = thermal characterization parameter (°C/W)
- P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in the package drawings.

To find a package drawing, go to <http://www.nxp.com> and perform a keyword search for the drawing's document number:

Package option	Document Number
32-pin QFN	SOT617-3 ¹
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W
100-pin MAPBGA	98ASA00802D
144-pin LQFP	98ASS23177W
176-pin LQFP	98ASS23479W

1. 5x5 mm package

Revision History

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> • Updated note 'All the limits defined ...' • Updated parameter '$I_{INJPAD_DC_ABS}$', 'V_{IN_DC}', '$I_{INJSUM_DC_ABS}$' • In Table 2, <ul style="list-style-type: none"> • Updated parameter $I_{INJPAD_DC_OP}$ and $I_{INJSUM_DC_OP}$. • In Table 5, updated TBDs for V_{LVR_HYST}, V_{LVD_HYST}, and V_{LVW_HYST} • In Power mode transition operating behaviors, <ul style="list-style-type: none"> • Added VLPR → VLPS • Added VLPS → VLPR • Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup • In Table 7, updated the specifications for S32K144. • Updated the attachment S32K1xx_Power_Modes_Configuration.xlsx. • In Table 15, removed C_{IN_A}. • In Table 17, <ul style="list-style-type: none"> • Updated specifacations for g_{mXOSC}. • Removed I_{DDOSC} • In Table 19, <ul style="list-style-type: none"> • Added parameter $\Delta F125$. • Removed I_{DDFIRC} • In Table 20, <ul style="list-style-type: none"> • Added parameter $\Delta F125$. • Removed I_{DDSRIC} • In Table 21, removed I_{LPO} • Updated section: Flash memory module (FTFC) electrical specifications • In section: 12-bit ADC operating conditions, <ul style="list-style-type: none"> • Updated TBDs for I_{DDA_ADC} and TUE in Table 28 • Updated TBDs for I_{DDA_ADC} and TUE in Table 29 • In section: QuadSPI AC specifications, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'. • In section: 12-bit ADC operating conditions, updated Table 27. • In section: CMP with 8-bit DAC electrical specifications, added note 'For comparator IN signals adjacent ...' • In table: Table 32, minor update in footnote 6. • In table: Table 41, updated specifications for S32K146.
5	06 Dec 2017	<ul style="list-style-type: none"> • Removed S32K148 from 'Caution' • Updated figure: S32K1xx product series comparison for <ul style="list-style-type: none"> • 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote) • Added support for LIN protocol version 2.2 A • In Absolute maximum ratings : <ul style="list-style-type: none"> • Added note 'Unless otherwise ...' • Added parameter 'Added note 'T_{ramp_MCU}' • Updated footnote for 'T_{ramp}' • In Voltage and current operating requirements : <ul style="list-style-type: none"> • Added footnote 'V_{DD} and V_{DDA} must be shorted ...' against parameter '$V_{DD} - V_{DDA}$' • Updated footnote 'V_{DD} and V_{DDA} must be shorted ...' • In Power and ground pins <ul style="list-style-type: none"> • Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams. • Updated footnote 'V_{DD} and V_{DDA} must be shorted ...' • In Power mode transition operating behaviors :

Table continues on the next page...

Table 43. Revision History

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> • Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x – FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled' • Updated numbers for: <ul style="list-style-type: none"> • VLPR → VLPS • VLPS → VLPR • 'RUN → Compute operation' • RUN → VLPS • RUN → VLPR • In Power consumption : <ul style="list-style-type: none"> • Updated specs for S32K142, S32K144, and S32K148 • Updated footnote 'Typical current numbers are indicative ...' • Updated footnote 'The S32K148 data ...' • Removed footnote 'Above S32K148 data is preliminary targets only' • Added new table 'Power consumption at 3.3 V' • In General AC specifications : <ul style="list-style-type: none"> • Updated max value and footnote of WFRST • Updated symbol for not filtered pulse to 'WNFRST', updated min value, removed max. value, and added footnote • Fixed naming conventions to align with DS in DC electrical specifications at 3.3 V Range and DC electrical specifications at 5.0 V Range • Updated specs for AC electrical specifications at 3.3 V range and AC electrical specifications at 5 V range • In Device clock specifications : <ul style="list-style-type: none"> • Updated f_{BUS} to 48 for 11x • Added footnote to f_{BUS} for 14x • In External System Oscillator frequency specifications : <ul style="list-style-type: none"> • Added specs for S32K11x • Updated 't_{dc_extal}' for S32K14x • Added footnote 'Frequencies below ...' to 'f_{ec_extal}' and 't_{dc_extal}' • Splitted Flash timing specifications — commands for S32K14x and S32K11x • Updated Flash timing specifications — commands for S32K14x • In Reliability specifications : <ul style="list-style-type: none"> • Added footnote 'Data retention period ...' for 'tnvmretp1k' and 'tnvmretee' • Minor update in footnote for 'nnvmwree16' 'nnvmwree256' • In QuadSPI AC specifications : <ul style="list-style-type: none"> • Updated 'MCR[SCLKCFG[5]]' value to 0 • Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback value to 1.6 • Updated 'Data Input Setup Time' DDR External DQS min. value to 2 • Updated 'Data Input Hold Time' DDR External DQS min. value to 20 • Upadted figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram' • In 12-bit ADC electrical characteristics : <ul style="list-style-type: none"> • Added note 'On reduced pin packages where ...' • Removed max. value of 'I_{DDA_ADC}' • Added note 'Due to triple ...' • In 12-bit ADC operating conditions, removed parameter 'ΔV_{DDA}' • In CMP with 8-bit DAC electrical specifications : <ul style="list-style-type: none"> • Updated Typ. and Max. values of 'I_{DDLS}' • Upadted Typ. value of 't_{DHSB}' • Updated Typ. value of 'V_{HYST1}', 'V_{HYST2}', and 'V_{HYST3}' • In LPSPI electrical specifications : <ul style="list-style-type: none"> • Updated 'f_{periph}' and 'f_{op}', and 't_{SPSCK}'

Table continues on the next page...