### NXP USA Inc. - FS32K144MFT0VLHT Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144mft0vlht

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Block diagram

Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See Feature comparison for chip specific values.



Figure 1. High-level architecture diagram for the S32K14x family

#### Feature comparison

## Description Input Multiplexing sheet(s) attached with Reference Manual.

		S32I	<b>K11x</b>		S32I	<b>K14x</b>				
	Parameter	K116	K118	K142	K144	K146	K148			
	Core	Arn	n <sup>®</sup> Cortex™-M0+		Arr	n <sup>®</sup> Cortex <sup>™</sup> -M4F				
	Frequency	48 1	ИНz	80 MHz (RUN mode) or 112 MHz (HSRUN mode) <sup>1</sup>						
	IEEE-754 FPU	(	<b>)</b>			•				
	Cryptographic Services Engine (CSEc) <sup>1</sup>	•	•	•						
	CRC module	1	x	1x						
	ISO 26262	capable up	to ASIL-B	capable up to ASIL-B						
	Peripheral speed	up to 4	8 MHz		up to 112 MI	Hz (HSRUN)				
	Crossbar	•	•			•				
E	DMA		•			•				
yste	External Watchdog Monitor (EWM)		D .			•				
Ś	Memory Protection Unit (MPU)		•			•				
	FIRC CMU		•			0				
	Watchdog	1	x		1	x				
	Low power modes	•				•				
	HSRUN mode1	(	>			•				
	Number of I/Os	up to 43	up to 58	up t	o 89	up to 128	up to 156			
	Single supply voltage	2.7 -	5.5 V		2.7 -	5.5 V				
	Ambient Operation Temperature (Ta)	-40°C to +105	₀C / +125∘C		-40°C to +105	5∘C / +125∘C				
	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB <sup>2</sup>			
	Error Correcting Code (ECC)		•			•				
_	System RAM (including FlexRAM and MTB)	17 KB	25 KB	32 KB	64 KB	128 KB	256 KB			
Lou	FlexRAM (also available as system RAM)	21	KB		4	KB				
Men	Cache	(	)		4	KB				
	EEPROM emulated by FlexRAM <sup>1</sup>	2 KB (up to 3	2 KB D-Flash)	4 KE	3 (up to 64 KB D-F	lash)	See footnote 3			
	External memory interface		>	o QuadSP HyperBu						
	Low Power Interrupt Timer (LPIT)	1	x							
л.	FlexTimer (16-bit counter) 8 channels	2x	(16)	4x (32) 6x (48) 8x						
Ē	Low Power Timer (LPTMR)	1	x		1	x				
	Real Time Counter (RTC)	1	x		1	x				
	Programmable Delay Block (PDB)	1	x		2	x				
og	Trigger mux (TRGMUX)	1x (43)	1x (45)	1x	(64)	1x (73)	1x (81)			
Anal	12-bit SAR ADC (1 Msps each)	1x (13)	1x (16)	2x	(16)	2x (24)	2x (32)			
<u> </u>	Comparator with 8-bit DAC	1	x		1	x				
	10/100 Mbps IEEE-1588 Ethernet MAC	(	)		0		1x			
Б	Serial Audio Interface (AC97, TDM, I2S)	(			0		2x			
nicati	Low Power UART/LIN (LPUART) (Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602)	2	x	2x		Зх				
Ē	Low Power SPI (LPSPI)	1x	2x	2x		Зx				
mo C	Low Power I2C (LPI2C)	1	x		1x		2x			
Ŭ	FlexCAN (CAN-FD ISO/CD 11898-1)	1 (1x wi	x th FD)	2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)			
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1	x		1x					
DEs	Debug & trace	SWD, MTB (	I KB), JTAG <sup>4</sup>	SWD,	JTAG (ITM, SWV,	SWO)	SWD, JTAG (ITM, SWV, SWO), ETM			
=	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Si IAR, GHS, Arm®, L	udio (GCC) + SDK, auterbach, iSystems	N IA	IXP S32 Design Si AR, GHS, Arm®, Li	tudio (GCC) + SDł auterbach, iSysten	۲, ns			
Other	Packages <sup>5</sup>	32-pin QFN 48-pin LQFP	48-pin LQFP 64-pin LQFP	64-pin LQFP 100-pin LQFP	64-pin LQFP 100-pin LQFP 100-pin MAPBGA	64-pin LQFP 100-pin MAPBGA 100-pin LQFP 144-pin LQFP	100-pin MAPBGA 144-pin LQFP 176-pin LQFP			

LEGEND:

• Not implemented

Available on the device 1 No write or erase access to Flash module, including Security (CSEc) and EEPROM commands, are allowed when device is running at HSRUN mode (112MHz) or VLPR mode.

2 Available when EEEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash.

3 4 KB (up to 512 KB D-Flash as a part of 2 MB Flash). Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details.

4 Only for Boundary Scan Register
5 See Dimensions section for package drawings

### Figure 3. S32K1xx product series comparison

# **3** Ordering information

# 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

#### General

- 4. When input pad voltage levels are close to V<sub>DD</sub> or V<sub>SS</sub>, practically no current injection is possible.
- 5. While respecting the maximum current injection limit
- 6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 8. T<sub>J</sub> (Junction temperature)=135 °C. Assumes T<sub>A</sub>=125 °C for RUN mode
  - T<sub>J</sub> (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode
  - Assumes maximum θJA for 2s2p board. See Thermal characteristics
- 9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

# 4.2 Voltage and current operating requirements

# NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub> <sup>2</sup>	Supply voltage	2.7 <sup>3</sup>	5.5	V	4
V <sub>DD_OFF</sub>	Voltage allowed to be developed on V <sub>DD</sub> pin when it is not powered from any external power supply source.	0	0.1	V	
V <sub>DDA</sub>	Analog supply voltage	2.7	5.5	V	4
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	- 0.1	0.1	V	4
V <sub>REFH</sub>	ADC reference voltage high	2.7	V <sub>DDA</sub> + 0.1	V	5
V <sub>REFL</sub>	ADC reference voltage low	-0.1	0.1	V	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	6
I <sub>INJPAD_DC_OP</sub> 7	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
I <sub>INJSUM_DC_OP</sub>	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	_	30	mA	

### Table 2. Voltage and current operating requirements 1

- Typical conditions assumes V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>REFH</sub> = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V<sub>DD</sub> varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V<sub>DD</sub> and V<sub>DDA</sub> must be shorted to a common source on PCB. The differential voltage between V<sub>DD</sub> and V<sub>DDA</sub> is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.

### Table 4. Supplies decoupling capacitors 1, 2

Symbol	Description	Min. <sup>3</sup>	Тур.	Max.	Unit
C <sub>REF</sub> <sup>, 4</sup> , <sup>5</sup>	ADC reference high decoupling capacitance	70	100	—	nF
C <sub>DEC</sub> <sup>5</sup> , <sup>6</sup> , <sup>7</sup>	Recommended decoupling capacitance	70	100		nF

V<sub>DD</sub> and V<sub>DDA</sub> must be shorted to a common source on PCB. The differential voltage between V<sub>DD</sub> and V<sub>DDA</sub> is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All V<sub>SS</sub> pins should be connected to common ground at the PCB level.

2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).

3. Minimum recommendation is after considering component aging and tolerance.

4. For improved performance, it is recommended to use 10 µF, 0.1 µF and 1 nF capacitors in parallel.

5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.

6. Contact your local Field Applications Engineer for details on best analog routing practices.

7. The filtering used for decoupling the device supplies must comply with the following best practices rules:

• The protection/decoupling capacitors must be on the path of the trace connected to that component.

• No trace exceeding 1 mm from the protection to the trace or to the ground.

• The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).

• The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.

## Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

General

			VLPS (	μΑ) <sup>2</sup>	VI	_PR (m	A)	STOP1 (mA)	STOP2 (mA)	RUN MHz	l@48 (mA)	RUN@ (n	64 MHz nA)	RUN@ (n	80 MHz nA)	HSRU MHz (	N@112 (mA) <sup>3</sup>	
Chip/Device	Ambient Temperature (°C)		Peripherals disabled <sup>5</sup>	Peripherals enabled	Peripherals disabled <sup>6</sup>	Peripherals enabled use case 1 <sup>6</sup>	Peripherals enabled use case 2 <sup>7</sup>			Peripherals disabled	Peripherals enabled	IDD/MHz (µA/MHz) <sup>4</sup>						
		Max	1637	1694	3.1	3.21	NA	12.7	13.7	25	32.9	30.7	38.8	36	43.8	N	A	450
S32K144	25	Тур	29.8	42	1.48	1.50	2.91	7	7.7	19.7	26.9	25.1	33.3	30.2	39.6	43.3	55.6	378
	85	Тур	150	159	1.72	1.85	3.08	7.2	8.1	20.4	27.1	26.1	33.5	30.5	40	43.9	56.1	381
		Max	359	384	2.60	2.65	NA	9.2	9.9	23.2	29.6	29.3	36.2	34.8	42.1	46.3	59.7	435
	105	Тур	256	273	1.80	2.10	3.23	7.8	8.5	20.6	27.4	26.6	33.8	31.2	40.5	44.8	57.1	390
		Max	850	900	2.65	2.70	NA	10.3	11.1	23.9	30.6	30.3	37.3	35.6	43.5	47.9	61.3	445
	125	Тур	NA	NA	NA	NA	3.65	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	1960	1998	3.18	3.25	NA	12.9	13.8	26.9	33.6	35	40.3	38.7	46.8	N	A	484
S32K146	25	Тур	37	47	1.57	1.61	3.3	8	9.2	23.4	31.4	30.5	40.2	36.2	47.6	52	68.3	452
	85	Тур	207	209	1.79	1.83	3.54	8.9	10.1	24.4	32.4	31.5	41.3	37.2	48.7	53.3	69.8	465
		Max	974	981	3.32	3.38	NA	12.7	13.9	29.3	37.9	36.7	47	42.4	54.4	60.3	78	530
	105	Тур	419	422	1.99	2.04	3.78	9.8	11	25.3	33.4	32.5	42.2	38.1	49.6	54.4	70.8	477
		Max	2004	2017	4.06	4.13	NA	17.1	18.3	34.1	42.6	41.3	51.4	46.9	58.8	65.7	82.8	587
	125	Тур	NA	NA	NA	NA	4.44	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	3358	3380	5.28	5.38	NA	22.6	23.7	40.2	48.8	47.3	57.4	52.8	64.8	N	A	660
S32K148 <sup>8</sup>	25	Тур	38	54	2.17	2.20	3.45	8.5	9.6	27.6	34.9	35.5	45.3	42.1	57.7	60.3	83.3	526
	85	Тур	336	357	2.30	2.35	3.74	10.1	11.1	29.1	37.0	36.8	46.6	43.4	59.9	62.9	88.7	543

Table continues on the next page...

18

### Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

			VLPS (	μΑ) <sup>2</sup>	VI	_PR (m/	<b>A</b> )	STOP1 (mA)	STOP2 (mA)	RUN MHz	l@48 (mA)	RUN@ (n	64 MHz 1A)	RUN@ (n	80 MHz nA)	HSRUI MHz (	N@112 mA) <sup>3</sup>	
Chip/Device	Ambient Temperature (°C)		Peripherals disabled <sup>5</sup>	Peripherals enabled	Peripherals disabled <sup>6</sup>	Peripherals enabled use case 1 <sup>6</sup>	Peripherals enabled use case 2 <sup>7</sup>			Peripherals disabled	Peripherals enabled	IDD/MHz (µA/MHz) <sup>4</sup>						
		Max	1660	1736	3.48	3.55	NA	14.5	15.6	34.8	43.6	41.9	53.9	48.7	65.1	70.4	96.1	609
	105	Тур	560	577	2.49	2.54	4.03	10.9	11.9	29.8	37.8	37.6	47.5	45.2	61.5	63.8	89.1	565
		Max	2945	2970	4.40	4.47	NA	18.0	19.0	38.4	46.8	44.9	55.3	51.6	66.8	73.6	97.4	645
	125	Тур	NA	NA	NA	NA	4.85	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	3990	4166	6.00	6.08	NA	23.4	24.5	44.3	52.5	50.9	61.3	57.5	71.6	Ν	A	719

- Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes
   V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>REFH</sub> = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and On-chip pulldown is enabled for
   all unused input pins.
- 2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
- 3. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
- 4. Values mentioned for S32K14x devices are measured at RUN@80 MHz with peripherals disabled and values mentioned for S32K11x devices are measured at RUN@48 MHz with peripherals disabled.
- 5. With PMC\_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.
- 6. Data collected using RAM
- 7. Numbers on limited samples size and data collected with Flash
- 8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are inactive.

#### I/O parameters

Symbol	DSE	Rise ti	me (nS) <sup>1</sup>	Fall tim	ne (nS) <sup>1</sup>	Capacitance (pF) <sup>2</sup>
		Min.	Max .	Min.	Max.	
		17.3	54.8	17.6	59.7	200
	1	1.1	4.6	1.1	5.0	25
		2.0	5.7	2.0	5.8	50
		5.4	16.0	5.0	16.0	200
tRF <sub>GPIO-FAST</sub>	0	0.42	2.2	0.37	2.2	25
		2.0	5.0	1.9	5.2	50
		9.3	18.8	8.5	19.3	200
	1	0.37	0.9	0.35	0.9	25
		1.2	2.7	1.2	2.9	50
		6.0	11.8	6.0	12.3	200

### Table 14. AC electrical specifications at 5 V Range (continued)

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.

2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

# 5.7 Standard input pin capacitance

### Table 15. Standard input pin capacitance

Symbol	Description	Min.	Max.	Unit
C <sub>IN_D</sub>	Input capacitance: digital pins		7	pF

### NOTE

Please refer to External System Oscillator electrical specifications for EXTAL/XTAL pins.

# 5.8 Device clock specifications

### Table 16. Device clock specifications 1

Symbol	Description	Min.	Max.	Unit
	High Speed run mode <sup>2</sup>			
f <sub>SYS</sub>	System and core clock	_	112	MHz
f <sub>BUS</sub>	Bus clock	—	56	MHz
f <sub>FLASH</sub>	Flash clock	_	28	MHz
	Normal run mode (S32K11x series	)		
f <sub>SYS</sub>	System and core clock	—	48	MHz
f <sub>BUS</sub>	Bus clock		48	MHz

Table continues on the next page...



Figure 8. Oscillator connections scheme

Table 17.	External Syst	em Oscillator	electrical s	specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
<b>g</b> mxosc	Crystal oscillator transconductance					
	SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz	2.2	—	13.7	mA/V	
	SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz	16	_	47	mA/V	
VIL	Input low voltage — EXTAL pin in external clock mode	V <sub>SS</sub>	—	1.15	V	
V <sub>IH</sub>	Input high voltage — EXTAL pin in external clock mode	0.7 * V <sub>DD</sub>	_	V <sub>DD</sub>	V	
C <sub>1</sub>	EXTAL load capacitance		_	—		1
C <sub>2</sub>	XTAL load capacitance	_	_	—		1
R <sub>F</sub>	Feedback resistor					2
	Low-gain mode (HGO=0)		—	—	MΩ	

Table continues on the next page...

	Table 18.	External S	ystem Osc	illator frequ	lency spec	ifications			
Symbol	Description	М	in.	Ту	/p.	M	Unit	Notes	
		S32K14x	S32K11x	S32K14x	S32K11x	S32K14x	S32K11x		
f <sub>osc_hi</sub>	Oscillator crystal or resonator frequency	-	1	_	_	4	0	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	-	-		_		48	MHz	1
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	4	8	50		52		%	1
t <sub>cst</sub>	Crystal Start-up Time	·							
	8 MHz low-gain mode (HGO=0)	-	_	1.	.5	-	_	ms	2
	8 MHz high-gain mode (HGO=1)	-	_		.5	-			
	40 MHz low-gain mode (HGO=0)	-	_	2	2	-	_	1	
	40 MHz high-gain mode (HGO=1)	-	_	2	2	-	_	1	

### Table 18. External System Oscillator frequency specifications

Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60% Proper PC board layout procedures must be followed to achieve specifications. 1.

2.

## 6.3.1.1 Flash timing specifications — commands Table 23. Flash command timing specifications for S32K14x

Symbol	Descrip	tion <sup>1</sup>	S32	K142	S3	2K144	S32K146		S32K148			
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
t <sub>rd1blk</sub>	Read 1 Block	32 KB flash	—	—	—	_	—	—	—	—	ms	
	execution time	64 KB flash	_	0.5	—	0.5	_	0.5	—	—	1	
		128 KB flash	_	—	_	—	_	_	—	—	1	
		256 KB flash	_	2	—	—	_	_	—	—	1	
		512 KB flash	_	-	-	1.8	_	2	_	2		
t <sub>rd1sec</sub>	Read 1 Section	2 KB flash	_	75	_	75	_	75	—	75	μs	
	execution time	4 KB flash	—	100	—	100	—	100	—	100	1	
t <sub>pgmchk</sub>	Program Check execution time	_	_	95	—	95	_	95	_	100	μs	
t <sub>pgm8</sub>	Program Phrase execution time	_	90	225	90	225	90	225	90	225	μs	
t <sub>ersblk</sub>	Erase Flash	32 KB flash	_	—	—	—	—	—	—	—	ms	2
	Block execution	64 KB flash	30	550	30	550	30	550	—	—		
		128 KB flash	_	—	—	—	—	—	—	—		
		256 KB flash	250	2125	—	—	_	_	—	—		
		512 KB flash	_	—	250	4250	250	4250	250	4250		
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	12	130	12	130	12	130	12	130	ms	2
t <sub>pgmsec1k</sub>	Program Section execution time (1KB flash)		5	-	5		5	-	5	-	ms	
t <sub>rd1all</sub>	Read 1s All Block execution time		—	2.8	-	2.3	_	5.2	_	8.2	ms	
t <sub>rdonce</sub>	Read Once execution time	—	—	30	—	30	_	30	—	30	μs	
t <sub>pgmonce</sub>	Program Once execution time	—	90	—	90	—	90	_	90	-	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	—	250	2800	400	4900	700	10000	1400	17000	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time		—	35	_	35	_	35	_	35	μs	
t <sub>ersallu</sub>	Erase All Blocks Unsecure execution time	_	250	2800	400	4900	700	10000	1400	17000	ms	2
t <sub>pgmpart</sub>	Program Partition for EEPROM	32 KB EEPROM backup	70	_	70		70	_		-	ms	3
execution time	64 KB EEPROM backup	71	_	71		71	_	150	_			

Symbol	Description <sup>1</sup>		S32	K116	S3	2K118		
			Тур	Max	Тур	Max	Unit	Notes
t <sub>ersscr</sub>	Erase Flash Sector execution time		12	130	12	130	ms	2
t <sub>pgmsec1k</sub>	Program Section execution time (1 KB flash)		5	_	5	_	ms	
t <sub>rd1all</sub>	Read 1s All Block execution time		—	1.7	-	2.8	ms	
t <sub>rdonce</sub>	Read Once execution time		—	30	-	30	μs	
t <sub>pgmonce</sub>	Program Once execution time		90	—	90	-	μs	
t <sub>ersall</sub>	Erase All Blocks execution time		150	1500	230	2500	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	—	_	35	-	35	μs	
t <sub>ersallu</sub>	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms	2
t <sub>pgmpart</sub>	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	—	71	-	ms	3
		64 KB EEPROM backup	-	-	-	-		
t <sub>setram</sub>	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	-	ms	3
		32 KB EEPROM backup	0.8	1.2	0.8	1.2	-	
		48 KB EEPROM backup	_	—	-	-	-	
		64 KB EEPROM backup	_	_	-	-	-	
t <sub>eewr8b</sub>	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs	3,4
		48 KB EEPROM backup	_	—	-	-	-	
		64 KB EEPROM backup	_	-	-	-	-	
t <sub>eewr16b</sub>	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs	3,4
		48 KB EEPROM backup	-	—	-	-		
		64 KB EEPROM backup	-	—	—	-		
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs	

 Table 24. Flash command timing specifications for S32K11x (continued)

Table 25.	NVM reliability	y s	pecifications	(continued)	)
-----------	-----------------	-----	---------------	-------------	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
When using FlexMemory feature : FlexRAM as Emulated EEPROM						
t <sub>nvmretee</sub>	Data retention	5	—	—	years	4
n <sub>nvmwree16</sub>	<sup>6</sup> Write endurance • EEPROM backup to FlexRAM ratio = 16		_	_	writes	5, 6, 7
n <sub>nvmwree256</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 256</li> </ul>	1.6 M	—	—	writes	

- 1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
- 2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
- 3. Cycling endurance is per DFlash or PFlash Sector.
- 4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
- FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
- 6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
- 7. FlexMemory calculator tool is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The "In Spec" portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

# 6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.



Figure 9. QuadSPI input timing (SDR mode) diagram



Figure 10. QuadSPI output timing (SDR mode) diagram



TIS-Setup Time TIH-Hold Time

Figure 11. QuadSPI input timing (HyperRAM mode) diagram



Figure 29. Serial wire clock input timing



Figure 30. Serial wire data timing

# 6.6.2 Trace electrical specifications

The following table describes the Trace electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

	Symbol	Description	RUN Mode		HSRUN Mode		VLPR Mode	Unit	
_	Fsys	System frequency	80	48	40	112	80	4	MHz

Table 39.	Trace s	pecifications
-----------	---------	---------------

# Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)

Rating	Conditions	Symbol	Package	Values				Unit		
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Package	Natural	ΨJT	32	1	NA	NA	NA	NA	NA	
Тор′	Convection		48	4	2	NA	NA	NA	NA	
			64	NA	2	2	2	2	NA	
			100	NA	NA	2	2	2	NA	
			144	NA	NA	NA	NA	2	1	
			176	NA	NA	NA	NA	NA	1	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.

7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 7.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from this equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

- $T_A$  = ambient temperature for the package (°C)
- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

# $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $R_{\theta JC}$  = junction to case thermal resistance (°C/W)
- $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

### Dimensions

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- $T_T$  = thermocouple temperature on top of the package (°C)
- $\Psi_{JT}$  = thermal characterization parameter (°C/W)
- $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

# 8 Dimensions

# 8.1 Obtaining package dimensions

Package dimensions are provided in the package drawings.

To find a package drawing, go to http://www.nxp.com and perform a keyword search for the drawing's document number:

Package option	Document Number
32-pin QFN	SOT617-3 <sup>1</sup>
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W
100-pin MAPBGA	98ASA00802D
144-pin LQFP	98ASS23177W
176-pin LQFP	98ASS23479W

1. 5x5 mm package

	<b>.</b> .	
Hev. No.	Date	Substantial Changes
		<ul> <li>Updated values for V<sub>REFH</sub> and V<sub>REFL</sub> to add refernce to the section "voltage and current operating requirments" for Min and Max values</li> <li>Updated footnote to Typ.</li> <li>Removed footnote from RAS Analog source resistance</li> <li>Updated figure: ADC input impedance equivalency diagram</li> <li>In table: 12-bit ADC characteristics (2.7 V to 3 V) (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed number for TUE</li> <li>Updated footnote to Typ.</li> <li>In table: Comparator with 8-bit DAC electrical specifications</li> <li>Updated Typ. of I<sub>DDLS</sub> Supply current, Low-speed mode</li> <li>Updated Typ. of I<sub>DLSB</sub> Propagation delay, Low-speed mode</li> <li>Updated Typ. of I<sub>DLSB</sub> Propagation delay, High-speed mode</li> <li>Updated footnote</li> <li>Updated Typ. of I<sub>DLSB</sub> Propagation delay, High-speed mode</li> <li>Updated footnote</li> <li>Updated footnote</li> <li>Updated section LPSPI electrical specifications</li> <li>Added row for t<sub>DDAC</sub> Initialization and switching settling time</li> <li>Updated section: Clockout frequency</li> <li>Added section: Clockout frequency</li> <li>Added section: Trace electrical specifications</li> <li>Updated table: Table 41 : Updated numbers for S32K142 and S32K148</li> <li>Updated Document number for 32-pin QFN in topic Obtaining package dimensions</li> </ul>
3	14 March 2017	<ul> <li>In Table 2 <ul> <li>Updated min. value of V<sub>DD_OFF</sub></li> <li>Added parameter I<sub>INJSUM_AF</sub></li> </ul> </li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Power consumption</li> <li>Updated footnote to T<sub>SPLL_LOCK</sub> in SPLL electrical specifications</li> <li>In 12-bit ADC electrical characteristics <ul> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table '</li> </ul> </li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) <ul> <li>Added typ. value to I<sub>DDA_ADC</sub></li> <li>Removed footnote 'All the parameters in this table '</li> </ul> </li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) <ul> <li>Added typ. value to I<sub>DDA_ADC</sub></li> <li>In Flash timing specifications — commands updated Max. value of t<sub>vfykey</sub> to 33 µs</li> </ul> </li> </ul>
4	02 June 2017	<ul> <li>In section: Block diagram, added block diagram for S32K11x series.</li> <li>Updated figure: S32K1xx product series comparison.</li> <li>In section: Selecting orderable part number, added reference to attachement S32K_Part_Numbers.xlsx.</li> <li>In section: Ordering information <ul> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In Table 1,</li> </ul>

### Table 43. Revision History (continued)

Rev. No.

Date

		<ul> <li>Updated 3.3 V numbers and added footnote against f<sub>op</sub>, t<sub>SU</sub>, ans t<sub>V</sub> in HSRUN Mode</li> <li>Added footnote to 't<sub>WSPSCK</sub>'</li> <li>Updated Thermal characteristics for S32K11x</li> </ul>
6	31 Jan 2018	<ul> <li>Changed the representation of ARM trademark throughout.</li> <li>Removed S32K142 from 'Caution'</li> <li>In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K14x family, added the following footnote: <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>No write or erase access to</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block</li> </ul> </li> <li>Updated figure: S32K1xx product series comparison : <ul> <li>Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'.</li> <li>Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148.</li> <li>Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'.</li> </ul> </li> <li>Updated Ordering information <ul> <li>Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118.</li> </ul> </li> </ul>
7	19 April 2018	<ul> <li>Changed Caution to Notes <ul> <li>Updated the wordings of Notes and removed S32K146</li> <li>Added 'Following two are the available'</li> </ul> </li> <li>In 'Key features': <ul> <li>Editorial updates</li> <li>Updated the note under Power management, Memory and memory interfaces, and Safety and security.</li> <li>Updated FlexIO under Communications interfaces</li> <li>Added ENET and SAI under Communications interfaces</li> <li>Updated Cryptographic Services Engine (CSEc) under 'Safety and security'</li> </ul> </li> <li>In High-level architecture diagram for the S32K14x family : <ul> <li>Minor editorial updates</li> <li>Updated note 3</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>Minor editorial updates</li> <li>Updated note 3</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>Minor editorial updates</li> <li>Updated note 3</li> </ul> </li> <li>In High-level architecture diagram for the S32K11x family : <ul> <li>Minor editorial updates</li> <li>Updated note 3</li> </ul> </li> <li>In Figure: S32K1xx product series comparison : <ul> <li>Editorial updates</li> <li>Updated Frequency for S32K14x</li> <li>Updated footnote 4</li> <li>Added footnote 5</li> </ul> </li> <li>In Ordering information : <ul> <li>Renamed section, updated the starting paragraph</li> <li>Updated the figure</li> </ul> </li> <li>In Voltage and current operating requirements, updated the note</li> <li>In Power consumption : <ul> <li>Updated specs for S32K146</li> <li>Removed section 'Modes configuration', and moved its content under</li> </ul> </li> </ul>

## Table 43. Revision History (continued)

**Substantial Changes** 

Table continues on the next page...

the fisrt paragraph.

In 12-bit ADC operating conditions :