



Welcome to [E-XFL.COM](https://www.e-xfl.com)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144mnt0clht



2 Feature comparison

NOTE

Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal*

Table 5. V_{DD} supply LVR, LVD and POR operating requirements (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{LVW}	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V_{LVW_HYST}	LVW hysteresis	—	75	—	mV	1
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - BUS_CLK = 48 MHz
 - FLASH_CLK = 24 MHz
- HSRUN Mode:
 - Clock source: SPL
 - SYS_CLK/CORE_CLK = 112 MHz
 - BUS_CLK = 56 MHz
 - FLASH_CLK = 28 MHz
- VLPR Mode:
 - Clock source: SIRC
 - SYS_CLK/CORE_CLK = 4 MHz
 - BUS_CLK = 4 MHz
 - FLASH_CLK = 1 MHz
- STOP1/STOP2 Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - BUS_CLK = 48 MHz
 - FLASH_CLK = 24 MHz
- VLPS Mode: All clock sources disabled ¹

Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	—	μs

Table continues on the next page...

1.

- For S32K11x – FIRC/SOSC
- For S32K14x – FIRC/SOSC/SPLL

Table 8. VLPS additional use-case power consumption at typical conditions

Use-case	Description	Temp.	Device						Unit
			S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
VLPS and RTC	Clock source: LPO or RTC_CLKIN	25	TBD	TBD	30	30	30	40	μA
		85	TBD	TBD	110	170	180	240	μA
		105	TBD	TBD	230	330	350	490	μA
		125	TBD	TBD	570	680	810	1250	μA
VLPS and LPUART TX/RX	- Clock source: SIRC - Transmitting or receiving continuously using DMA - Baudrate: 19.2 kbps	25	TBD	TBD	230	230	250	250	μA
		85	TBD	TBD	320	400	410	490	μA
		105	TBD	TBD	490	550	600	850	μA
		125	TBD	TBD	890	1070	1250	1960	μA
VLPS and LPUART wake-up	- Clock source: SIRC - Wake-up address feature enabled - Baudrate: 19.2 kbps	25	TBD	TBD	100	100	110	110	μA
		85	TBD	TBD	170	240	280	350	μA
		105	TBD	TBD	260	400	480	600	μA
		125	TBD	TBD	530	580	1000	1280	μA
VLPS and LPI2C master	- Clock Source: SIRC - Transmit/receive using DMA - Baudrate: 100 kHz	25	TBD	TBD	670	690	820	900	μA
		85	TBD	TBD	880	960	1220	1370	μA
		105	TBD	TBD	1080	1250	1660	2060	μA
		125	TBD	TBD	1970	1980	2860	3690	μA
VLPS and LPI2C slave wake-up	- Clock source: SIRC - Wake-up address feature enabled - Baudrate: 100 kHz	25	TBD	TBD	250	250	270	280	μA
		85	TBD	TBD	340	340	410	510	μA
		105	TBD	TBD	430	430	610	810	μA
		125	TBD	TBD	740	760	1170	1540	μA
VLPS and LPSPi master	- Clock source: SIRC - Transmit/receive using DMA - Baudrate: 500 kHz	25	TBD	TBD	2.99	3.19	3.75	4.11	mA
		85	TBD	TBD	3.26	3.7	4.35	4.93	mA
		105	TBD	TBD	3.5	4.2	4.93	5.74	mA
		125	TBD	TBD	3.93	4.63	5.97	7.38	mA
VLPS and LPIT	- Clock source: SIRC 1 channel enable - Mode: 32-bit periodic counter	25	TBD	TBD	100	100	120	130	μA
		85	TBD	TBD	190	250	260	320	μA
		105	TBD	TBD	310	410	440	570	μA
		125	TBD	TBD	640	750	910	1280	μA




Figure 8. Oscillator connections scheme

Table 17. External System Oscillator electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
g_{mXOSC}	Crystal oscillator transconductance					
	SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz	2.2	—	13.7	mA/V	
	SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz	16	—	47	mA/V	
V_{IL}	Input low voltage — EXTAL pin in external clock mode	V_{SS}	—	1.15	V	
V_{IH}	Input high voltage — EXTAL pin in external clock mode	$0.7 \cdot V_{DD}$	—	V_{DD}	V	
C_1	EXTAL load capacitance	—	—	—		1
C_2	XTAL load capacitance	—	—	—		1
R_F	Feedback resistor					2
	Low-gain mode (HGO=0)	—	—	—	MΩ	

Table continues on the next page...

Table 24. Flash command timing specifications for S32K11x (continued)

Symbol	Description ¹		S32K116		S32K118		Unit		Notes
			Typ	Max	Typ	Max			
t _{ersscr}	Erase Flash Sector execution time	—	12	130	12	130	ms		2
t _{pgmsec1k}	Program Section execution time (1 KB flash)	—	5	—	5	—	ms		
t _{rd1all}	Read 1s All Block execution time	—	—	1.7	—	2.8	ms		
t _{rdonce}	Read Once execution time	—	—	30	—	30	μs		
t _{pgmonce}	Program Once execution time	—	90	—	90	—	μs		
t _{ersall}	Erase All Blocks execution time	—	150	1500	230	2500	ms		2
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	35	—	35	μs		
t _{ersallu}	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms		2
t _{pgmpart}	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	—	71	—	ms		3
		64 KB EEPROM backup	—	—	—	—			
t _{setram}	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	—	ms		3
		32 KB EEPROM backup	0.8	1.2	0.8	1.2			
		48 KB EEPROM backup	—	—	—	—			
		64 KB EEPROM backup	—	—	—	—			
t _{eevr8b}	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs		3-4
		48 KB EEPROM backup	—	—	—	—			
		64 KB EEPROM backup	—	—	—	—			
t _{eevr16b}	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs		3-4
		48 KB EEPROM backup	—	—	—	—			
		64 KB EEPROM backup	—	—	—	—			
t _{eevr32bers}	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs		

Table continues on the next page...

Table 26. QuadSPI electrical specifications (continued)


FLASH PORT	Sym	Unit	FLASH A												FLASH B			
			RUN ¹						HSRUN ¹						RUN/HSRUN ²			
QuadSPI Mode			SDR						SDR						SDR		DDR ³	
			Internal Sampling		Internal DQS				Internal Sampling		Internal DQS				Internal Sampling		External DQS	
			N1		PAD Loopback		Internal Loopback		N1		PAD Loopback		Internal Loopback		N1		External DQS	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
SCK Duty Cycle	t _{SDC}	ns	t ₁ - 1.5	t ₂ + 1.5	t ₃ - 1.5	t ₄ + 1.5	t ₅ - 1.5	t ₆ + 1.5	t ₇ - 1.5	t ₈ + 1.5	t ₉ - 0.750	t ₁₀ + 0.750	t ₁₁ - 1.5	t ₁₂ + 1.5	t ₁₃ - 2.5	t ₁₄ + 2.5	t ₁₅ - 2.5	t ₁₆ + 2.5
Data Input Setup Time	t _{IS}	ns	15	-	2.5	-	10	-	14	-	1.6	-	9	-	25	-	2	-
Data Input Hold Time	t _{IH}	ns	0	-	1	-	1	-	0	-	1	-	1	-	0	-	20	-
Data Output Valid Time	t _{OV}	ns	-	4.5	-	4.5	-	4.5	-	4	-	4	-	4	-	10	-	10
Data Output In-Valid Time	t _{IV}	ns	-	5	-	5	-	5	-	5	-	3 ⁵	-	5	-	5	-	5
CS to SCK Time ⁶	t _{CSCK}	ns	5	-	5	-	5	-	5	-	5	-	5	-	10	-	10	-
SCK to CS Time ⁷	t _{SCKCS}	ns	5	-	5	-	5	-	5	-	5	-	5	-	5	-	5	-
Output Load		pf	25		25		25		25		25		25		25		25	

1. See Reference Manual for details on mode settings
2. See Reference Manual for details on mode settings
3. Valid for HyperRAM only
4. RWDS(External DQS CLK) frequency
5. For operating frequency ≤ 64 Mhz, Output invalid time is 5 ns.
6. Program register value QuadSPI_FLSHCR[TCSS] = 4'h2
7. Program register value QuadSPI_FLSHCR[TCSH] = 4'h1

Table 27. 12-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
f_{ADCK}	ADC conversion clock frequency	Normal usage	2	40	50	MHz	3, 4
f_{CONV}	ADC conversion frequency	No ADC hardware averaging. ⁵ Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	6, 7
		ADC hardware averaging set to 32. ⁵ Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	6, 7

1. Typical values assume $V_{\text{DDA}} = 5 \text{ V}$, $\text{Temp} = 25 \text{ }^{\circ}\text{C}$, $f_{\text{ADCK}} = 40 \text{ MHz}$, $R_{\text{AS}} = 20 \text{ } \Omega$, and $C_{\text{AS}} = 10 \text{ nF}$ unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA} , and V_{REFL} is internally tied to V_{SS} . To get maximum performance, reference supply quality should be better than SAR ADC. See application note [AN5032](#) for details.
3. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
4. ADC conversion will become less reliable above maximum frequency.
5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
6. Numbers based on the minimum sampling time of 275 ns.
7. For guidelines and examples of conversion rate calculation, see the *Reference Manual* section 'Calibration function'

**Figure 13. ADC input impedance equivalency diagram**

6.4.2 CMP with 8-bit DAC electrical specifications

Table 31. Comparator with 8-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
I _{DDHS}	Supply current, High-speed mode ¹				μA
	-40 - 125 °C	—	230	300	
I _{DDL}	Supply current, Low-speed mode ¹				μA
	-40 - 105 °C	—	6	11	
	-40 - 125 °C		6	13	
V _{AIN}	Analog input voltage	0	0 - V _{DDA}	V _{DDA}	V
V _{AIO}	Analog input offset voltage, High-speed mode				mV
	-40 - 125 °C	-25	±1	25	
V _{AIO}	Analog input offset voltage, Low-speed mode				mV
	-40 - 125 °C	-40	±4	40	
t _{DHSB}	Propagation delay, High-speed mode ²				ns
	-40 - 105 °C	—	35	200	
	-40 - 125 °C		35	300	
t _{DL}	Propagation delay, Low-speed mode ²				μs
	-40 - 105 °C	—	0.5	2	
	-40 - 125 °C	—	0.5	3	
t _{DH}	Propagation delay, High-speed mode ³				ns
	-40 - 105 °C	—	70	400	
	-40 - 125 °C	—	70	500	
t _{DL}	Propagation delay, Low-speed mode ³				μs
	-40 - 105 °C	—	1	5	
	-40 - 125 °C	—	1	5	
t _{IDH}	Initialization delay, High-speed mode ⁴				μs
	-40 - 125 °C	—	1.5	3	
t _{ID}	Initialization delay, Low-speed mode ⁴				μs
	-40 - 125 °C	—	10	30	
V _{HYST0}	Analog comparator hysteresis, Hyst0				mV
	-40 - 125 °C	—	0	—	
V _{HYST1}	Analog comparator hysteresis, Hyst1, High-speed mode				mV
	-40 - 125 °C	—	19	66	
	Analog comparator hysteresis, Hyst1, Low-speed mode				
	-40 - 125 °C	—	15	40	
V _{HYST2}	Analog comparator hysteresis, Hyst2, High-speed mode				mV
	-40 - 125 °C	—	34	133	

Table continues on the next page...

Table 32. LPSPI electrical specifications¹ (continued)


Num	Symbol	Description	Conditions	Run Mode ²				HSRUN Mode ²				VLPR Mode				Unit
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
4	t _{Lag} ⁹	Enable lag time (After SPSCCK delay)	Slave	-	-	-	-	-	-	-	-	-	-	-	-	ns
			Master	(SCKPCS+1)*t _{periph} - 25	-	(SCKPCS+1)*t _{periph} - 25	-	(SCKPCS+1)*t _{periph} - 25	-	(SCKPCS+1)*t _{periph} - 25	(SCKPCS+1)*t _{periph} - 50	-	(SCKPCS+1)*t _{periph} - 50	-		
			Master Loopback ⁵													
			Master Loopback(slow) ⁶													
5	t _{WSPSCCK} ¹⁰	Clock(SPSCCK) high or low time (SPSCCK duty cycle)	Slave	t _{SPSCCK} /2-3	t _{SPSCCK} /2+3	t _{SPSCCK} /2-3	t _{SPSCCK} /2+3	t _{SPSCCK} /2-3	t _{SPSCCK} /2+3	t _{SPSCCK} /2-3	t _{SPSCCK} /2+3	t _{SPSCCK} /2-5	t _{SPSCCK} /2+5	t _{SPSCCK} /2-5	t _{SPSCCK} /2+5	ns
			Master													
			Master Loopback ⁵													
			Master Loopback(slow) ⁶													
6	t _{SU}	Data setup time(inputs)	Slave	3	-	5	-	3	-	5	-	18	-	18	-	ns
			Master	29	-	38	-	26	-	37 ¹¹ 32 ¹²	-	72	-	78	-	
			Master Loopback ⁵	7	-	8	-	5	-	7	-	20	-	20	-	
			Master Loopback(slow) ⁶	8	-	10	-	7	-	9	-	20	-	20	-	
7	t _{HI}	Data hold time(inputs)	Slave	3	-	3	-	3	-	3	-	14	-	14	-	ns
			Master	0	-	0	-	0	-	0	-	0	-	0	-	
			Master Loopback ⁵	3	-	3	-	2	-	3	-	11	-	11	-	
			Master Loopback(slow) ⁶	3	-	3	-	3	-	3	-	12	-	12	-	

Table continues on the next page...

Table 32. LPSPI electrical specifications¹ (continued)


Num	Symbol	Description	Conditions	Run Mode ²				HSRUN Mode ²				VLPR Mode				Unit
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
8	t _a	Slave access time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns
9	t _{dis}	Slave MISO (SOUT) disable time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns
10	t _v	Data valid (after SPSCCK edge)	Slave	-	30	-	39	-	26	-	36 ¹¹ 31 ¹²	-	92	-	96	ns
			Master	-	12	-	16	-	11	-	15	-	47	-	48	
			Master Loopback ⁵	-	12	-	16	-	11	-	15	-	47	-	48	
			Master Loopback(slow) ⁶	-	8	-	10	-	7	-	9	-	44	-	44	
11	t _{HO}	Data hold time(outputs)	Slave	4	-	4	-	4	-	4	-	4	-	4	-	ns
			Master	-15	-	-22	-	-15	-	-23	-	-22	-	-29	-	
			Master Loopback ⁵	-10	-	-14	-	-10	-	-14	-	-14	-	-19	-	
			Master Loopback(slow) ⁶	-15	-	-22	-	-15	-	-22	-	-21	-	-27	-	
12	t _{RI/FI}	Rise/Fall time input	Slave	-	1	-	1	-	1	-	1	-	1	-	1	ns
			Master	-		-		-		-		-		-		
			Master Loopback ⁵	-		-		-		-		-		-		
			Master Loopback(slow) ⁶	-		-		-		-		-		-		
13	t _{RO/FO}	Rise/Fall time output	Slave	-	25	-	25	-	25	-	25	-	25	-	25	ns
			Master	-		-		-		-		-		-		
			Master Loopback ⁵	-		-		-		-		-		-		

Table continues on the next page...



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. LPSPI master mode timing (CPHA = 0)



1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. LPSPI master mode timing (CPHA = 1)

Table 38. SWD electrical specifications

Symbol	Description	Run Mode				HSRUN Mode				VLPR Mode				Unit
		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz
S2	SWD_CLK cycle period	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	ns
S3	SWD_CLK clock pulse width	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	ns
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns




Figure 29. Serial wire clock input timing




Figure 30. Serial wire data timing

6.6.2 Trace electrical specifications

The following table describes the Trace electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Table 39. Trace specifications

	Symbol	Description	RUN Mode			HSRUN Mode		VLPR Mode	Unit
—	Fsys	System frequency	80	48	40	112	80	4	MHz

Table continues on the next page...




Figure 34. Test Access Port timing

7 Thermal attributes

7.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

7.2 Thermal characteristics

Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Single layer board (1s)	$R_{\theta JA}$	32	93	NA	NA	NA	NA	NA	°C/W
			48	79	71	NA	NA	NA	NA	
			64	NA	62	61	61	59	NA	
			100	NA	NA	53	52	51	NA	
			144	NA	NA	NA	NA	51	44	
			176	NA	NA	NA	NA	NA	42	
Thermal resistance, Junction to Ambient (Natural Convection) ¹	Two layer board (1s1p)	$R_{\theta JA}$	32	50	NA	NA	NA	NA	NA	
			48	58	50	NA	NA	NA	NA	
			64	NA	46	45	45	44	NA	
			100	NA	NA	42	42	40	NA	
			144	NA	NA	NA	NA	44	37	
			176	NA	NA	NA	NA	NA	36	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Four layer board (2s2p)	$R_{\theta JA}$	32	32	NA	NA	NA	NA	NA	
			48	55	47	NA	NA	NA	NA	
			64	NA	44	43	43	41	NA	
			100	NA	NA	40	40	39	NA	
			144	NA	NA	NA	NA	42	36	
			176	NA	NA	NA	NA	NA	35	
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3}	Single layer board (1s)	$R_{\theta JMA}$	32	77	NA	NA	NA	NA	NA	
			48	66	58	NA	NA	NA	NA	
			64	NA	50	49	49	48	NA	
			100	NA	NA	43	42	41	NA	
			144	NA	NA	NA	NA	42	36	
			176	NA	NA	NA	NA	NA	34	
Thermal resistance, Junction to Ambient (@200 ft/min) ¹	Two layer board (1s1p)	$R_{\theta JMA}$	32	43	NA	NA	NA	NA	NA	
			48	51	43	NA	NA	NA	NA	
			64	NA	39	38	38	37	NA	
			100	NA	NA	35	35	34	NA	

Table continues on the next page...

Table 42. Thermal characteristics for the 100 MAPBGA package

Rating	Conditions	Symbol	Values			Unit
			S32K146	S32K144	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Single layer board (1s)	R _{θJA}	57.2	61.0	52.5	°C/W
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2, 3}	Four layer board (2s2p)	R _{θJA}	32.1	35.6	27.5	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 2, 3}	Single layer board (1s)	R _{θJMA}	44.1	46.6	39.0	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3}	Two layer board (2s2p)	R _{θJMA}	27.2	30.9	22.8	°C/W
Thermal resistance, Junction to Board ⁴	—	R _{θJB}	15.3	18.9	11.2	°C/W
Thermal resistance, Junction to Case ⁵	—	R _{θJC}	10.2	14.2	7.5	°C/W
Thermal resistance, Junction to Package Top outside center ⁶	—	Ψ _{JT}	0.2	0.4	0.2	°C/W
Thermal resistance, Junction to Package Bottom outside center ⁷	—	Ψ _{JB}	12.2	15.9	18.3	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		- Updated note 'All the limits defined ...' - Updated parameter 'I_{INJPAD_DC_ABS}', 'V_{IN_DC}', I_{INJSUM_DC_ABS}. - In Table 2, - Updated parameter I_{INJPAD_DC_OP} and I_{INJSUM_DC_OP}. - In Table 5, updated TBDs for V_{LVR_HYST}, V_{LVD_HYST}, and V_{LVW_HYST} - In Power mode transition operating behaviors, - Added VLPR → VLPS - Added VLPS → VLPR - Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup - In Table 7, updated the specifications for S32K144. - Updated the attachment S32K1xx_Power_Modes_Configuration.xlsx. - In Table 15, removed C_{IN_A}. - In Table 17, - Updated specificatins for g_{mXOSC}. - Removed I_{DDOSC} - In Table 19, - Added parameter ΔF125. - Removed I_{DDFIRC} - In Table 20, - Added parameter ΔF125. - Removed I_{DDSIRC} - In Table 21, removed I_{LPO} - Updated section: Flash memory module (FTFC) electrical specifications - In section: 12-bit ADC operating conditions, - Updated TBDs for I_{DDA_ADC} and TUE in Table 28 - Updated TBDs for I_{DDA_ADC} and TUE in Table 29 - In section: QuadSPI AC specifications, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'. - In section: 12-bit ADC operating conditions, updated Table 27. - In section: CMP with 8-bit DAC electrical specifications, added note 'For comparator IN signals adjacent ...' - In table: Table 32, minor update in footnote 6. - In table: Table 41, updated specifications for S32K146.
5	06 Dec 2017	- Removed S32K148 from 'Caution' - Updated figure: S32K1xx product series comparison for 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote) - Added support for LIN protocol version 2.2 A - In Absolute maximum ratings : - Added note 'Unless otherwise ...' - Added parameter 'Added note 'T_{ramp_MCU}' - Updated footnote for 'T_{ramp}' - In Voltage and current operating requirements : - Added footnote 'V_{DD} and V_{DDA} must be shorted ...' against parameter 'V_{DD}—V_{DDA}' - Updated footnote 'V_{DD} and V_{DDA} must be shorted ...' - In Power and ground pins - Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams. - Updated footnote 'V_{DD} and V_{DDA} must be shorted ...' - In Power mode transition operating behaviors :

Table continues on the next page...

Table 43. Revision History

Rev. No.	Date	Substantial Changes
		- Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x – FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled' - Updated numbers for: - VLPR → VLPS - VLPS → VLPR 'RUN → Compute operation' - RUN → VLPS - RUN → VLPR - In Power consumption : - Updated specs for S32K142, S32K144, and S32K148 - Updated footnote 'Typical current numbers are indicative ...' - Updated footnote 'The S32K148 data ...' - Removed footnote 'Above S32K148 data is preliminary targets only' - Added new table 'Power consumption at 3.3 V' - In General AC specifications : - Updated max value and footnote of WFRST - Updated symbol for not filtered pulse to 'WNFRST', updated min value, removed max. value, and added footnote - Fixed naming conventions to align with DS in DC electrical specifications at 3.3 V Range and DC electrical specifications at 5.0 V Range - Updated specs for AC electrical specifications at 3.3 V range and AC electrical specifications at 5 V range - In Device clock specifications : - Updated f_{BUS} to 48 for 11x - Added footnote to f_{BUS} for 14x - In External System Oscillator frequency specifications : - Added specs for S32K11x - Updated 't_{dc_extal}' for S32K14x - Added footnote 'Frequencies below ...' to 'f_{ec_extal}' and 't_{dc_extal}' - Splitted Flash timing specifications — commands for S32K14x and S32K11x - Updated Flash timing specifications — commands for S32K14x - In Reliability specifications : - Added footnote 'Data retention period ...' for 'tnvmretp1k' and 'tnvmreteet' - Minor update in footnote for 'nnvmwree16' 'nnvmwree256' - In QuadSPI AC specifications : - Updated 'MCR[SCLKCFG[5]]' value to 0 - Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback value to 1.6 - Updated 'Data Input Setup Time' DDR External DQS min. value to 2 - Updated 'Data Input Hold Time' DDR External DQS min. value to 20 - Updated figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram' - In 12-bit ADC electrical characteristics : - Added note 'On reduced pin packages where ...' - Removed max. value of 'I_{DDA_ADC}' - Added note 'Due to triple ...' - In 12-bit ADC operating conditions, removed parameter 'ΔV_{DDA}' - In CMP with 8-bit DAC electrical specifications : - Updated Typ. and Max. values of 'I_{DDL5}' - Updated Typ. value of 't_{DHSB}' - Updated Typ. value of 'V_{HYST1}', 'V_{HYST2}', and 'V_{HYST3}' - In LPSPFI electrical specifications : - Updated 'f_{periph}' and 'f_{op}', and 't_{SPSCK}'

Table continues on the next page...

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		- Fixed the typo in R_{SW1} - In LPSPi electrical specifications : - Updated t_{Lead} and t_{Lag} - Added footnote in Figure: LPSPi slave mode timing (CPHA = 0) and Figure: LPSPi slave mode timing (CPHA = 1) - In Thermal characteristics : - Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package - Deleted specs for $R_{\theta JC}$ for 32 QFN package - Added '$R_{\theta JCBottom}$'
8	18 June 2018	- In attachment 'S32K1xx_Power_Modes_Configuration': - Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash. - Removed S32K116 from Notes - In figure: S32K1xx product series comparison : - Added note 'Availability of peripherals depends on the pin availability ...' - Updated 'Ambient Operation Temperature' row - Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148 - In Ordering information : - Updated figure for 'Y: Optional feature' - Updated footnote 3 - In Power and ground pins : - In figure 'Power diagram', updated V_{Flash} frequency to 3.3 V - In Power mode transition operating behaviors : - Updated footnote for 'VLPS Mode: All clock sources disabled' - In Power consumption : - Added IDD's for S32K116 - Added VLPR Peripherals enabled use case 2 at 125 °C/Typicals - Renamed VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1' - Added footnote 'Data collected using RAM' to VLPR 'Peripherals disabled' and VLPR 'Peripherals enabled use case 1' - Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 μA and 42 μA respectively - Added table 'VLPS additional use-case power consumption at typical conditions' - In DC electrical specifications at 3.3 V Range : - Updated naming conventions - Added specs for GPIO-FAST pad - In DC electrical specifications at 5.0 V Range : - Updated naming conventions - Added specs for GPIO-FAST pad - In AC electrical specifications at 3.3 V range : - Updated naming conventions - Added specs for GPIO-FAST pad - In AC electrical specifications at 5 V range : - Updated naming conventions - Added specs for GPIO-FAST pad - In External System Oscillator electrical specifications : - Clarified description of g_{mXOSC} - Updated V_{IL} max. to 1.15 V - In Fast internal RC Oscillator (FIRC) electrical specifications :

Table 43. Revision History

Rev. No.	Date	Substantial Changes
		- Updated specs for T_{JIT} Cycle-to-Cycle jitter to 300 ps - In QuadSPI AC specifications : - Updated specs for T_{iv} Data Output In-Valid Time - In figure 'QuadSPI output timing (SDR mode) diagram', marked Invalid area - In CMP with 8-bit DAC electrical specifications : - Removed '(VAIO)' from decription of V_{HYST0} - In LPSPi electrical specifications : - Added note 'Undefined' in figures 'LPSPi slave mode timing (CPHA = 0)' and 'LPSPi slave mode timing (CPHA = 1)'