



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexIO, I²C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144mnt0mlhr

Table 4. Supplies decoupling capacitors 1, 2

Symbol	Description	Min. ³	Typ.	Max.	Unit
C _{REF} ^{4, 5}	ADC reference high decoupling capacitance	70	100	—	nF
C _{DEC} ^{5, 6, 7}	Recommended decoupling capacitance	70	100	—	nF

1. V_{DD} and V_{DDA} must be shorted to a common source on PCB. The differential voltage between V_{DD} and V_{DDA} is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All V_{SS} pins should be connected to common ground at the PCB level.
2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).
3. Minimum recommendation is after considering component aging and tolerance.
4. For improved performance, it is recommended to use 10 µF, 0.1 µF and 1 nF capacitors in parallel.
5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.
6. Contact your local Field Applications Engineer for details on best analog routing practices.
7. The filtering used for decoupling the device supplies must comply with the following best practices rules:
 - The protection/decoupling capacitors must be on the path of the trace connected to that component.
 - No trace exceeding 1 mm from the protection to the trace or to the ground.
 - The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).
 - The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.

Table 5. V_{DD} supply LVR, LVD and POR operating requirements (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{LVW}	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V_{LVW_HYST}	LVW hysteresis	—	75	—	mV	¹
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - BUS_CLK = 48 MHz
 - FLASH_CLK = 24 MHz
- HSRUN Mode:
 - Clock source: PLL
 - SYS_CLK/CORE_CLK = 112 MHz
 - BUS_CLK = 56 MHz
 - FLASH_CLK = 28 MHz
- VLPR Mode:
 - Clock source: SIRC
 - SYS_CLK/CORE_CLK = 4 MHz
 - BUS_CLK = 4 MHz
 - FLASH_CLK = 1 MHz
- STOP1/STOP2 Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - BUS_CLK = 48 MHz
 - FLASH_CLK = 24 MHz
- VLPS Mode: All clock sources disabled ¹

Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Typ.	Max.	Unit
t_{POR}	After a POR event, amount of time from the point V_{DD} reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	—	μs

Table continues on the next page...

-
1. • For S32K11x – FIRC/SOSC
• For S32K14x – FIRC/SOSC/PLL

Table 6. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit
	VLPS → RUN	8	—	17	μs
	STOP1 → RUN	0.07	0.075	0.08	μs
	STOP2 → RUN	0.07	0.075	0.08	μs
	VLPR → RUN	19	—	26	μs
	VLPR → VLPS	5.1	5.7	6.5	μs
	VLPS → VLPR	18.8	23	27.75	μs
	RUN → Compute operation	0.72	0.75	0.77	μs
	HSRUN → Compute operation	0.3	0.31	0.35	μs
	RUN → STOP1	0.35	0.38	0.4	μs
	RUN → STOP2	0.2	0.23	0.25	μs
	RUN → VLPS	0.3	0.35	0.4	μs
	RUN → VLPR	3.5	3.8	5	μs
	VLPS → Asynchronous DMA Wakeup	105	110	125	μs
	STOP1 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	STOP2 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	Pin reset → Code execution	—	214	—	μs

NOTE

HSRUN should only be used when frequencies in excess of 80 MHz are required. When using 80 MHz and below, RUN mode is the recommended operating mode.

4.7 Power consumption

The following table shows the power consumption targets for the device in various mode of operations. Attached *S32K1xx_Power_Modes_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the following table [Table 7](#). For full functionality refer to table: Module operation in available power modes of the *Reference Manual*.

Table 8. VLPS additional use-case power consumption at typical conditions

Use-case	Description	Temp.	Device						Unit
			S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
VLPS and RTC	• Clock source: LPO or RTC_CLKIN	25	TBD	TBD	30	30	30	40	µA
		85	TBD	TBD	110	170	180	240	µA
		105	TBD	TBD	230	330	350	490	µA
		125	TBD	TBD	570	680	810	1250	µA
VLPS and LPUART TX/RX	• Clock source: SIRC • Transmiting or receiving continuously using DMA • Baudrate: 19.2 kbps	25	TBD	TBD	230	230	250	250	µA
		85	TBD	TBD	320	400	410	490	µA
		105	TBD	TBD	490	550	600	850	µA
		125	TBD	TBD	890	1070	1250	1960	µA
VLPS and LPUART wake-up	• Clock source: SIRC • Wake-up address feature enabled • Baudrate: 19.2 kbps	25	TBD	TBD	100	100	110	110	µA
		85	TBD	TBD	170	240	280	350	µA
		105	TBD	TBD	260	400	480	600	µA
		125	TBD	TBD	530	580	1000	1280	µA
VLPS and LPI2C master	• Clock Source: SIRC • Transmit/receive using DMA • Baudrate: 100 kHz	25	TBD	TBD	670	690	820	900	µA
		85	TBD	TBD	880	960	1220	1370	µA
		105	TBD	TBD	1080	1250	1660	2060	µA
		125	TBD	TBD	1970	1980	2860	3690	µA
VLPS and LPI2C slave wake-up	• Clock source: SIRC • Wake-up address feature enabled • Baudrate: 100 kHz	25	TBD	TBD	250	250	270	280	µA
		85	TBD	TBD	340	340	410	510	µA
		105	TBD	TBD	430	430	610	810	µA
		125	TBD	TBD	740	760	1170	1540	µA
VLPS and LP SPI master	• Clock source: SIRC • Transmit/receive using DMA • Baudrate: 500 kHz	25	TBD	TBD	2.99	3.19	3.75	4.11	mA
		85	TBD	TBD	3.26	3.7	4.35	4.93	mA
		105	TBD	TBD	3.5	4.2	4.93	5.74	mA
		125	TBD	TBD	3.93	4.63	5.97	7.38	mA
VLPS and LPIT	• Clock source: SIRC • 1 channel enable • Mode: 32-bit periodic counter	25	TBD	TBD	100	100	120	130	µA
		85	TBD	TBD	190	250	260	320	µA
		105	TBD	TBD	310	410	440	570	µA
		125	TBD	TBD	640	750	910	1280	µA

The following table shows the power consumption targets for S32K148 in various mode of operations measure at 3.3 V.

Table 9. Power consumption at 3.3 V

Chip/Device	Ambient Temperature (°C)		RUN@80 MHz (mA)		HSRUN@112 MHz (mA) ¹	
			Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI	Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI
S32K148	25	Typ	67.3	79.1	89.8	105.5
	85	Typ	67.4	79.2	95.6	105.9
		Max	82.5	88.2	109.7	117.4
	105	Typ	68.0	79.8	96.6	106.7
		Max	80.3	89.1	109.0	119.0
	125	Max	83.5	94.7	NA	

1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	- 4000	4000	V	¹
V _{CDM}	Electrostatic discharge voltage, charged-device model				²
	All pins except the corner pins	- 500	500	V	
	Corner pins only	- 750	750	V	
I _{LAT}	Latch-up current at ambient temperature of 125 °C	- 100	100	mA	³

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
 2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
 3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

Table 16. Device clock specifications 1 (continued)

Symbol	Description	Min.	Max.	Unit
f_{FLASH}	Flash clock	—	24	MHz
Normal run mode (S32K14x series) ³				
f_{SYS}	System and core clock	—	80	MHz
f_{BUS}	Bus clock	—	40 ⁴	MHz
f_{FLASH}	Flash clock	—	26.67	MHz
VLPR mode ⁵				
f_{SYS}	System and core clock	—	4	MHz
f_{BUS}	Bus clock	—	4	MHz
f_{FLASH}	Flash clock	—	1	MHz
f_{ERCLK}	External reference clock	—	16	MHz

1. Refer to the section [Feature comparison](#) for the availability of modes and other specifications.
2. Only available on some devices. See section [Feature comparison](#).
3. With SPLL as system clock source.
4. 48 MHz when f_{SYS} is 48 MHz
5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

6 Peripheral operating requirements and behaviors

6.1 System modules

There are no electrical specifications necessary for the device's system modules.

6.2 Clock interface modules

6.2.1 External System Oscillator electrical specifications

Table 24. Flash command timing specifications for S32K11x (continued)


Symbol	Description ¹	S32K116		S32K118		Unit	Notes
		Typ	Max	Typ	Max		
t _{ersscr}	Erase Flash Sector execution time	—	12	130	12	130	ms
t _{pgmsec1k}	Program Section execution time (1 KB flash)	—	5	—	5	—	ms
t _{rd1all}	Read 1s All Block execution time	—	—	1.7	—	2.8	ms
t _{rdonce}	Read Once execution time	—	—	30	—	30	μs
t _{pgmonce}	Program Once execution time	—	90	—	90	—	μs
t _{ersall}	Erase All Blocks execution time	—	150	1500	230	2500	ms
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	35	—	35	μs
t _{ersallu}	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms
t _{pgmpart}	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	—	71	—	ms
		64 KB EEPROM backup	—	—	—	—	
t _{setram}	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	—	ms
		32 KB EEPROM backup	0.8	1.2	0.8	1.2	
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t _{eewr8b}	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t _{eewr16b}	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs

Table continues on the next page...

Table 32. LPSPI electrical specifications¹ (continued)

Num	Symbol	Description	Conditions	Run Mode ²				HSRUN Mode ²				VLPR Mode				Unit	Communication modules		
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO					
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
4	t_{Lag}^{9}	Enable lag time (After SPSCK delay)	Slave Master Master Loopback ⁵ Master Loopback(slow) ⁶	-	-	-	-	-	-	-	-	-	-	-	-	ns	Communication modules		
				-	-	-	-	-	-	-	-	-	-	-	-	ns			
				-	-	-	-	-	-	-	-	-	-	-	-	ns			
				-	-	-	-	-	-	-	-	-	-	-	-	ns			
5	t_{WSPSCK}^{10}	Clock(SPSCK) high or low time (SPSCK duty cycle)	Slave Master Master Loopback ⁵ Master Loopback(slow) ⁶	-	-	-	-	(SCPKCS+1) [*] t _{period} -25	(SCPKCS+1) [*] t _{period} -25	t _{SPSCK/2+3}	t _{SPSCK/2+3}	t _{SPSCK/2+3}	t _{SPSCK/2+3}	t _{SPSCK/2+3}	t _{SPSCK/2+3}	ns	Communication modules		
				-	-	-	-	-	-	-	-	-	-	-	-	ns			
				-	-	-	-	-	-	-	-	-	-	-	-	ns			
				-	-	-	-	-	-	-	-	-	-	-	-	ns			
6	t_{SU}	Data setup time(inputs)	Slave Master Master Loopback ⁵ Master Loopback(slow) ⁶	3	-	5	-	3	-	5	-	18	-	18	-	ns	Communication modules		
				29	-	38	-	26	-	37 ¹¹ 32 ¹²	-	72	-	78	-	ns			
				7	-	8	-	5	-	7	-	20	-	20	-	ns			
				8	-	10	-	7	-	9	-	20	-	20	-	ns			
7	t_{HI}	Data hold time(inputs)	Slave Master Master Loopback ⁵ Master Loopback(slow) ⁶	3	-	3	-	3	-	3	-	14	-	14	-	ns	Communication modules		
				0	-	0	-	0	-	0	-	0	-	0	-	ns			
				3	-	3	-	2	-	3	-	11	-	11	-	ns			
				3	-	3	-	3	-	3	-	12	-	12	-	ns			

Table continues on the next page...



**Figure 22. SAI Timing — Master modes****Table 34. Slave mode timing specifications**

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S13	SAI_BCLK cycle time (input)	80	—	ns
S14 ¹	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S15	SAI_RXD input setup before SAI_BCLK	8	—	ns
S16	SAI_RXD input hold after SAI_BCLK	2	—	ns
S17	SAI_BCLK to SAI_TxD output valid	—	28	ns
S18	SAI_BCLK to SAI_TxD output invalid	0	—	ns
S19	SAI_FS input setup before SAI_BCLK	8	—	ns
S20	SAI_FS input hold after SAI_BCLK	2	—	ns
S21	SAI_BCLK to SAI_FS output valid	—	28	ns
S22	SAI_BCLK to SAI_FS output invalid	0	—	ns

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing.

**Table 36. RMII signal switching specifications
(continued)**

Symbol	Description	Min.	Max.	Unit
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	2	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid	—	15	ns

**Figure 26. RMII receive diagram****Figure 27. RMII transmit diagram**

The following table describes the MDIO electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.
- MDIO pin must have external Pull-up.

Table 37. MDIO timing specifications

Symbol	Description	Min.	Max.	Unit
—	MDC Clock Frequency	—	2.5	MHz

Table continues on the next page...

Table 40. JTAG electrical specifications

Symbol	Description	Run Mode				HSRUN Mode				VLPR Mode				Unit	
		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
J1	TCLK frequency of operation	-	-	-	-	-	-	-	-	-	-	-	-	MHz	
	Boundary Scan	-	20	-	20	-	20	-	20	-	10	-	10		
	JTAG	-	20	-	20	-	20	-	20	-	10	-	10		
J2	TCLK cycle period	1/J1	-	1/J1	-	1/J1	-	1/J1	-	1/J1	-	1/J1	-	ns	
J3	TCLK clock pulse width	-	-	-	-	-	-	-	-	-	-	-	-	ns	
	Boundary Scan	-	-	-	-	-	-	-	-	-	-	-	-		
	JTAG	-	-	-	-	-	-	-	-	-	-	-	-		
J4	TCLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns	
J5	Boundary scan input data setup time to TCLK rise	5	-	5	-	5	-	5	-	5	-	15	-	ns	
J6	Boundary scan input data hold time after TCLK rise	5	-	5	-	5	-	5	-	5	-	8	-	ns	
J7	TCLK low to boundary scan output data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J8	TCLK low to boundary scan output data invalid	0	-	0	-	0	-	0	-	0	-	0	-		
J9	TCLK low to boundary scan output high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J10	TMS, TDI input data setup time to TCLK rise	3	-	3	-	3	-	3	-	15	-	15	-	ns	
J11	TMS, TDI input data hold time after TCLK rise	2	-	2	-	2	-	2	-	8	-	8	-	ns	
J12	TCLK low to TDO data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J13	TCLK low to TDO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns	
J14	TCLK low to TDO high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns	

Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Single layer board (1s)	$R_{\theta JA}$		32	93	NA	NA	NA	NA	°C/W
				48	79	71	NA	NA	NA	
				64	NA	62	61	61	59	
				100	NA	NA	53	52	51	
				144	NA	NA	NA	NA	51	
				176	NA	NA	NA	NA	42	
Thermal resistance, Junction to Ambient (Natural Convection) ¹	Two layer board (1s1p)	$R_{\theta JA}$		32	50	NA	NA	NA	NA	
				48	58	50	NA	NA	NA	
				64	NA	46	45	45	44	
				100	NA	NA	42	42	40	
				144	NA	NA	NA	NA	44	
				176	NA	NA	NA	NA	36	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Four layer board (2s2p)	$R_{\theta JA}$		32	32	NA	NA	NA	NA	
				48	55	47	NA	NA	NA	
				64	NA	44	43	43	41	
				100	NA	NA	40	40	39	
				144	NA	NA	NA	NA	42	
				176	NA	NA	NA	NA	35	
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3}	Single layer board (1s)	$R_{\theta JMA}$		32	77	NA	NA	NA	NA	
				48	66	58	NA	NA	NA	
				64	NA	50	49	49	48	
				100	NA	NA	43	42	41	
				144	NA	NA	NA	NA	42	
				176	NA	NA	NA	NA	34	
Thermal resistance, Junction to Ambient (@200 ft/min) ¹	Two layer board (1s1p)	$R_{\theta JMA}$		32	43	NA	NA	NA	NA	
				48	51	43	NA	NA	NA	
				64	NA	39	38	38	37	
				100	NA	NA	35	35	34	

Table continues on the next page...

Table 42. Thermal characteristics for the 100 MAPBGA package

Rating	Conditions	Symbol	Values			Unit
			S32K146	S32K144	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2}	Single layer board (1s)	R _{θJA}	57.2	61.0	52.5	°C/W
Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2, 3}	Four layer board (2s2p)	R _{θJA}	32.1	35.6	27.5	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 2, 3}	Single layer board (1s)	R _{θJMA}	44.1	46.6	39.0	°C/W
Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3}	Two layer board (2s2p)	R _{θJMA}	27.2	30.9	22.8	°C/W
Thermal resistance, Junction to Board ⁴	—	R _{θJB}	15.3	18.9	11.2	°C/W
Thermal resistance, Junction to Case ⁵	—	R _{θJC}	10.2	14.2	7.5	°C/W
Thermal resistance, Junction to Package Top outside center ⁶	—	Ψ _{JT}	0.2	0.4	0.2	°C/W
Thermal resistance, Junction to Package Bottom outside center ⁷	—	Ψ _{JB}	12.2	15.9	18.3	°C/W

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Dimensions

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- T_T = thermocouple temperature on top of the package (°C)
- Ψ_{JT} = thermal characterization parameter (°C/W)
- P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in the package drawings.

To find a package drawing, go to <http://www.nxp.com> and perform a keyword search for the drawing's document number:

Package option	Document Number
32-pin QFN	SOT617-3 ¹
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W
100-pin MAPBGA	98ASA00802D
144-pin LQFP	98ASS23177W
176-pin LQFP	98ASS23479W

1. 5x5 mm package

9 Pinouts

9.1 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

10 Revision History

The following table provides a revision history for this document.

Table 43. Revision History

Rev. No.	Date	Substantial Changes
1	12 Aug 2016	Initial release
2	03 March 2017	<ul style="list-style-type: none"> • Updated description of QSPI and Clock interfaces in Key Features section • Updated figure: High-level architecture diagram for the S32K1xx family • Updated figure: S32K1xx product series comparison • Added note in section Selecting orderable part number • Updated figure: Ordering information • In table: Absolute maximum ratings : <ul style="list-style-type: none"> • Added footnote to I_{INJPAD_DC} • Updated min and max value of I_{INJPAD_DC} • Updated description, max and min values for I_{INJSUM} • Updated $V_{IN_TRANSIENT}$ • In table: Voltage and current operating requirements : <ul style="list-style-type: none"> • Renamed V_{SUP_OFF} • Updated max value of V_{DD_OFF} • Removed V_{INA} and V_{IN} • Added V_{REFH} and V_{REFL} • Updated footnote "Typical conditions assumes $V_{DD} = V_{DDA} = V_{REFH} = 5V ...$ • Removed I_{NJSUM_AF} • Updated footnotes in table Table 4 • Updated section Power mode transition operating behaviors • In table: Power consumption <ul style="list-style-type: none"> • Added footnote "With PMC_REGSC[CLKBIASDIS] ..." • Updated conditions for VLPR • Removed Idd/MHz for S32K144 • Updated numbers for S32K142 and S32K148 • Removed use case footnotes • In section Modes configuration : <ul style="list-style-type: none"> • Replaced table "Modes configuration" with spreadsheet attachment: 'S32K1xx_Power_Modes_Master_configuration_sheet' • In table: DC electrical specifications at 3.3 V Range : <ul style="list-style-type: none"> • Added footnotes to V_{ih} Input Buffer High Voltage and V_{il} Input Buffer Low Voltage • Added footnote to High drive port pins • In table: DC electrical specifications at 5.0 V Range :

Table continues on the next page...

Revision History

Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> Updated 3.3 V numbers and added footnote against f_{op}, t_{SU}, and t_V in HSRUN Mode Added footnote to 't_{WSPSCK}' Updated Thermal characteristics for S32K11x
6	31 Jan 2018	<ul style="list-style-type: none"> Changed the representation of ARM trademark throughout. Removed S32K142 from 'Caution' In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K14x family, added the following footnote: <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block Updated figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'. Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148. Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'. Updated Ordering information Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118.
7	19 April 2018	<ul style="list-style-type: none"> Changed Caution to Notes <ul style="list-style-type: none"> Updated the wordings of Notes and removed S32K146 Added 'Following two are the available ...' In 'Key features' : <ul style="list-style-type: none"> Editorial updates Updated the note under Power management, Memory and memory interfaces, and Safety and security. Updated FlexIO under Communications interfaces Added ENET and SAI under Communications interfaces Updated Cryptographic Services Engine (CSEc) under 'Safety and security' In High-level architecture diagram for the S32K14x family : <ul style="list-style-type: none"> Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial updates In figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Editorial updates Updated Frequency for S32K14x Updated footnote 4 Added footnote 5 In Ordering information : <ul style="list-style-type: none"> Renamed section, updated the starting paragraph Updated the figure In Voltage and current operating requirements, updated the note In Power consumption : <ul style="list-style-type: none"> Updated specs for S32K146 Removed section 'Modes configuration', and moved its content under the first paragraph. In 12-bit ADC operating conditions :

Table continues on the next page...