#### NXP USA Inc. - FS32K144UAT0VLHT Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


	Active ARM® Cortex®-M4F
Core Processor	ARM® Cortox® MAE
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity 0	CANbus, FlexIO, I²C, LINbus, SPI, UART/USART
Peripherals F	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type I	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Supplier Device Lackage	
Voltage - Supply (Vcc/Vdd)2Data ConvertersA	2.7V ~ 5.5V A/D 16x12b SAR; D/A1x8b


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Communications interfaces
  - Up to three Low Power Universal Asynchronous Receiver/Transmitter (LPUART/LIN) modules with DMA support and low power availability
  - Up to three Low Power Serial Peripheral Interface (LPSPI) modules with DMA support and low power availability
  - Up to two Low Power Inter-Integrated Circuit (LPI2C) modules with DMA support and low power availability
  - Up to three FlexCAN modules (with optional CAN-FD support)
  - FlexIO module for emulation of communication protocols and peripherals (UART, I2C, SPI, I2S, LIN, PWM, etc).
  - Up to one 10/100Mbps Ethernet with IEEE1588 support and two Synchronous Audio Interface (SAI) modules.
- Safety and Security
  - Cryptographic Services Engine (CSEc) implements a comprehensive set of cryptographic functions as described in the SHE (Secure Hardware Extension) Functional Specification. Note: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
  - 128-bit Unique Identification (ID) number
  - Error-Correcting Code (ECC) on flash and SRAM memories
  - System Memory Protection Unit (System MPU)
  - Cyclic Redundancy Check (CRC) module
  - Internal watchdog (WDOG)
  - External Watchdog monitor (EWM) module
- Timing and control
  - Up to eight independent 16-bit FlexTimers (FTM) modules, offering up to 64 standard channels (IC/OC/PWM)
  - One 16-bit Low Power Timer (LPTMR) with flexible wake up control
  - Two Programmable Delay Blocks (PDB) with flexible trigger system
  - One 32-bit Low Power Interrupt Timer (LPIT) with 4 channels
  - 32-bit Real Time Counter (RTC)
- Package
  - 32-pin QFN, 48-pin LQFP, 64-pin LQFP, 100-pin LQFP, 100-pin MAPBGA, 144-pin LQFP, 176-pin LQFP package options
- 16 channel DMA with up to 63 request sources using DMAMUX

#### Feature comparison





# 2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

## NOTE

Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal* 

# **3** Ordering information

# 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

#### General

- 4. When input pad voltage levels are close to V<sub>DD</sub> or V<sub>SS</sub>, practically no current injection is possible.
- 5. While respecting the maximum current injection limit
- 6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 8. T<sub>J</sub> (Junction temperature)=135 °C. Assumes T<sub>A</sub>=125 °C for RUN mode
  - T<sub>J</sub> (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode
  - Assumes maximum θJA for 2s2p board. See Thermal characteristics
- 9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

# 4.2 Voltage and current operating requirements

## NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub> <sup>2</sup>	Supply voltage	2.7 <sup>3</sup>	5.5	V	4
$V_{DD_OFF}$	Voltage allowed to be developed on V <sub>DD</sub> pin when it is not powered from any external power supply source.	0	0.1	V	
V <sub>DDA</sub>	V <sub>DDA</sub> Analog supply voltage		5.5	V	4
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	- 0.1	0.1	V	4
V <sub>REFH</sub>	ADC reference voltage high	2.7	V <sub>DDA</sub> + 0.1	V	5
V <sub>REFL</sub>	ADC reference voltage low	-0.1	0.1	V	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	6
I <sub>INJPAD_DC_OP</sub> <sup>7</sup>	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
I <sub>INJSUM_DC_OP</sub>	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	_	30	mA	

#### Table 2. Voltage and current operating requirements 1

- Typical conditions assumes V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>REFH</sub> = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V<sub>DD</sub> varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V<sub>DD</sub> and V<sub>DDA</sub> must be shorted to a common source on PCB. The differential voltage between V<sub>DD</sub> and V<sub>DDA</sub> is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW</sub>	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V <sub>LVW_HYST</sub>	LVW hysteresis	—	75	—	mV	1
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	

Table 5. V<sub>DD</sub> supply LVR, LVD and POR operating requirements (continued)

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

# 4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
  - Clock source: FIRC
  - SYS\_CLK/CORE\_CLK = 48 MHz
  - $BUS_CLK = 48 MHz$
  - FLASH\_CLK = 24 MHz
- HSRUN Mode:
  - Clock source: SPLL
  - SYS\_CLK/CORE\_CLK = 112 MHz
  - BUS\_CLK = 56 MHz
  - FLASH\_CLK = 28 MHz
- VLPR Mode:
  - Clock source: SIRC
  - SYS\_CLK/CORE\_CLK = 4 MHz
  - $BUS_CLK = 4 MHz$
  - FLASH\_CLK = 1 MHz
- STOP1/STOP2 Mode:
  - Clock source: FIRC
  - SYS\_CLK/CORE\_CLK = 48 MHz
  - $BUS\_CLK = 48 MHz$
  - FLASH\_CLK = 24 MHz
- VLPS Mode: All clock sources disabled <sup>1</sup>

### Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	_	μs

Table continues on the next page...

- 1. For S32K11x FIRC/SOSC
  - For S32K14x FIRC/SOSC/SPLL

## Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

General

			VLPS (	μΑ) <sup>2</sup>	V	LPR (m	A)	STOP1 (mA)	STOP2 (mA)		l@48 (mA)		64 MHz nA)		80 MHz nA)		N@112 (mA) <sup>3</sup>	
Chip/Device	Ambient Temperature (°C)		Peripherals disabled <sup>5</sup>	Peripherals enabled	Peripherals disabled <sup>6</sup>	Peripherals enabled use case 1 <sup>6</sup>	Peripherals enabled use case 2 <sup>7</sup>			Peripherals disabled	Peripherals enabled	IDD/MHz (µA/MHz) <sup>4</sup>						
		Max	1637	1694	3.1	3.21	NA	12.7	13.7	25	32.9	30.7	38.8	36	43.8	N	A	450
S32K144	25	Тур	29.8	42	1.48	1.50	2.91	7	7.7	19.7	26.9	25.1	33.3	30.2	39.6	43.3	55.6	378
	85	Тур	150	159	1.72	1.85	3.08	7.2	8.1	20.4	27.1	26.1	33.5	30.5	40	43.9	56.1	381
		Max	359	384	2.60	2.65	NA	9.2	9.9	23.2	29.6	29.3	36.2	34.8	42.1	46.3	59.7	435
	105	Тур	256	273	1.80	2.10	3.23	7.8	8.5	20.6	27.4	26.6	33.8	31.2	40.5	44.8	57.1	390
		Max	850	900	2.65	2.70	NA	10.3	11.1	23.9	30.6	30.3	37.3	35.6	43.5	47.9	61.3	445
	125	Тур	NA	NA	NA	NA	3.65	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	1960	1998	3.18	3.25	NA	12.9	13.8	26.9	33.6	35	40.3	38.7	46.8	N	A	484
S32K146	25	Тур	37	47	1.57	1.61	3.3	8	9.2	23.4	31.4	30.5	40.2	36.2	47.6	52	68.3	452
	85	Тур	207	209	1.79	1.83	3.54	8.9	10.1	24.4	32.4	31.5	41.3	37.2	48.7	53.3	69.8	465
		Max	974	981	3.32	3.38	NA	12.7	13.9	29.3	37.9	36.7	47	42.4	54.4	60.3	78	530
	105	Тур	419	422	1.99	2.04	3.78	9.8	11	25.3	33.4	32.5	42.2	38.1	49.6	54.4	70.8	477
		Max	2004	2017	4.06	4.13	NA	17.1	18.3	34.1	42.6	41.3	51.4	46.9	58.8	65.7	82.8	587
	125	Тур	NA	NA	NA	NA	4.44	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	3358	3380	5.28	5.38	NA	22.6	23.7	40.2	48.8	47.3	57.4	52.8	64.8	N	A	660
S32K148 <sup>8</sup>	25	Тур	38	54	2.17	2.20	3.45	8.5	9.6	27.6	34.9	35.5	45.3	42.1	57.7	60.3	83.3	526
	85	Тур	336	357	2.30	2.35	3.74	10.1	11.1	29.1	37.0	36.8	46.6	43.4	59.9	62.9	88.7	543


Table continues on the next page...

18

# 5 I/O parameters

## 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

### Figure 7. Input signal measurement reference

# 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	—	ns	3
WFRST	RESET input filtered pulse	—	10	ns	4
WNFRST	RESET input not filtered pulse	Maximum of (100 ns, bus clock period)	_	ns	5

Table 10. General switching specifications

- This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. Maximum length of RESET pulse which will be filtered by internal filter.
- 5. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter. This number depends on bus clock period also. For example, in VLPR mode bus clock is 4 MHz, which make clock period of 250 ns. In this case, minimum pulse width which will cause reset is 250 ns. For faster bus clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will be 100 ns.

# 5.3 DC electrical specifications at 3.3 V Range

NOTE

For details on the pad types defined in Table 11 and Table 12, see Reference Manual section *IO Signal Table* and IO Signal Description Input Multiplexing sheet(s) attached with Reference Manual.

Symbol	Parameter		Value		Unit	Notes	
		Min.	Тур.	Max.			
V <sub>DD</sub>	I/O Supply Voltage	2.7	3.3	4	V	1	
V <sub>ih</sub>	Input Buffer High Voltage	$0.7 \times V_{DD}$	_	V <sub>DD</sub> + 0.3	V	2	
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> – 0.3		$0.3 \times V_{DD}$	V	3	
V <sub>hys</sub>	Input Buffer Hysteresis	$0.06 \times V_{DD}$	_	—	V		
loh <sub>GPIO</sub> loh <sub>GPIO-HD_DSE_0</sub>	I/O current source capability measured when pad $V_{oh} = (V_{DD} - 0.8 \text{ V})$	3.5	—	_	mA		
Iol <sub>GPIO</sub> -HD_DSE_0	I/O current sink capability measured when pad $V_{ol} = 0.8 \text{ V}$	3	_		mA		
Ioh <sub>GPIO-HD_DSE_1</sub>	I/O current source capability measured when pad $V_{oh} = (V_{DD} - 0.8 \text{ V})$	14	—	_	mA	4	
IOI <sub>GPIO-HD_DSE_1</sub>	I/O current sink capability measured when pad $V_{\text{ol}}$ = 0.8 V	12	_	_	mA	4	
loh <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad $V_{oh}{=}V_{DD}{-}0.8~V$	9.5	_	_	mA	5	
IOI <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad $V_{\text{ol}}$ = 0.8 V	10	_	—	mA	5	
Ioh <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad $V_{oh}{=}V_{DD}{-}0.8~V$	16	_	—	mA	5	
IOI <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad $V_{\text{ol}}$ = 0.8 V	15.5	_	_	mA	5	
IOHT	Output high current total for all ports	_	_	100	mA		
IIN	Input leakage current (per pin) for full tempera	ture range at	V <sub>DD</sub> = 3.3 V	/	1	6	
	All pins other than high drive port pins		0.005	0.5	μA		
	High drive port pins <sup>7</sup>		0.010	0.5	μA	]	
R <sub>PU</sub>	Internal pullup resistors	20		60	kΩ	8	
R <sub>PD</sub>	Internal pulldown resistors	20		60	kΩ	9	

1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.

- 2. For reset pads, same V<sub>ih</sub> levels are applicable
- 3. For reset pads, same V<sub>il</sub> levels are applicable
- 4. The value given is measured at high drive strength mode. For value at low drive strength mode see the loh\_Standard value given above.
- 5. For refernce only. Run simulations with the IBIS model and custom board for accurate results.

# Table 17. External System Oscillator electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	High-gain mode (HGO=1)	—	1	_	MΩ	
R <sub>S</sub>	Series resistor					
	Low-gain mode (HGO=0)	_	0	_	kΩ	
	High-gain mode (HGO=1)	_	0	_	kΩ	
V <sub>pp</sub>	Peak-to-peak amplitude of oscillation (oscillator mode)					3
	Low-gain mode (HGO=0)	_	1.0	_	V	
	High-gain mode (HGO=1)		3.3	_	V	

1. Crystal oscillator circuit provides stable oscillations when  $g_{mXOSC} > 5 * gm_{crit}$ . The gm\_crit is defined as:

gm\_crit = 4 \* ESR \*  $(2\pi F)^2$  \*  $(C_0 + C_L)^2$ 

where:

2.

- $g_{mXOSC}$  is the transconductance of the internal oscillator circuit
- ESR is the equivalent series resistance of the external crystal
- F is the external crystal oscillation frequency
- C<sub>0</sub> is the shunt capacitance of the external crystal
- $C_L$  is the external crystal total load capacitance.  $C_L = C_s + [C_1 * C_2 / (C_1 + C_2)]$
- $C_s$  is stray or parasitic capacitance on the pin due to any PCB traces
- $C_1$ ,  $C_2$  external load capacitances on EXTAL and XTAL pins

See manufacture datasheet for external crystal component values

- When low-gain is selected, internal R<sub>F</sub> will be selected and external R<sub>F</sub> should not be attached.
  - When high-gain is selected, external R<sub>F</sub> (1 M Ohm) needs to be connected for proper operation of the crystal. For external resistor, up to 5% tolerance is allowed.
- 3. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 6.2.2 External System Oscillator frequency specifications

# 6.2.3 System Clock Generation (SCG) specifications

### 6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications Table 19. Fast internal RC Oscillator electrical specifications

Symbol	Parameter <sup>1</sup>		Value		Unit
		Min.	Тур.	Max.	
F <sub>FIRC</sub>	FIRC target frequency	—	48		MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	±0.5	±1	%F <sub>FIRC</sub>
ΔF125	Frequency deviation across process, voltage, and temperature < 125°C	—	±0.5	±1.1	%F <sub>FIRC</sub>
T <sub>Startup</sub>	Startup time		3.4	5	μs²
T <sub>JIT</sub> , 3	Cycle-to-Cycle jitter	—	300	500	ps
T <sub>JIT</sub> <sup>3</sup>	Long term jitter over 1000 cycles	—	0.04	0.1	%F <sub>FIRC</sub>

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock

## NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

## 6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications Table 20. Slow internal RC oscillator (SIRC) electrical specifications


Symbol	Parameter		Unit		
		Min.	Тур.	Max.	1
F <sub>SIRC</sub>	SIRC target frequency	_	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature $< 105^{\circ}C$	—	—	±3	%F <sub>SIRC</sub>
ΔF125	Frequency deviation across process, voltage, and temperature < 125°C	_	_	±3.3	%F <sub>SIRC</sub>
T <sub>Startup</sub>	Startup time	_	9	12.5	μs <sup>1</sup>


1. Startup time is defined as the time between clock enablement and clock availability for system use.

#### Memory and memory interfaces

Symbol	Descrip	S32	K142	S3	2K144	S32	K146	S32	2K148			
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
t <sub>setram</sub>	Set FlexRAM Function	Control Code 0xFF	0.08	—	0.08	—	0.08		0.08	_	ms	3
	execution time	32 KB EEPROM backup	0.8	1.2	0.8	1.2	0.8	1.2	_	-		
		48 KB EEPROM backup	1	1.5	1	1.5	1	1.5		_		
		64 KB EEPROM backup	1.3	1.9	1.3	1.9	1.3	1.9	1.3	1.9		
t <sub>eewr8b</sub>	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	385	1700	_	-	μs 3·4 - -	3 <sup>,</sup> 4
		48 KB EEPROM backup	430	1850	430	1850	430	1850	_	-		
		64 KB EEPROM backup	475	2000	475	2000	475	2000	475	4000		
t <sub>eewr16b</sub>	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	385	1700		_	μs	3 <sup>,</sup> 4
		48 KB EEPROM backup	430	1850	430	1850	430	1850	_	-		
		64 KB EEPROM backup	475	2000	475	2000	475	2000	475	4000		
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	_	360	2000	360	2000	360	2000	360	2000	μs	
t <sub>eewr32b</sub>	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	630	2000	_	-	μs	3 <sup>,</sup> 4
		48 KB EEPROM backup	720	2125	720	2125	720	2125	_	-		
		64 KB EEPROM backup	810	2250	810	2250	810	2250	810	4500		
t <sub>quickwr</sub>	32-bit Quick Write execution	1st 32-bit write	200	550	200	550	200	550	200	1100	μs	4 <sup>,</sup> 5 <sup>,</sup> 6
	time: Time from CCIF clearing (start the write) until CCIF	550	150	550	150	550	150	550				

 Table 23. Flash command timing specifications for S32K14x (continued)







# 6.4 Analog modules

# 6.4.1 ADC electrical specifications

## 6.4.1.1 12-bit ADC operating conditions Table 27. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>REFH</sub>	ADC reference voltage high		See Voltage and current operating requirements for values	V <sub>DDA</sub>	See Voltage and current operating requirements for values	V	2
V <sub>REFL</sub>	ADC reference voltage low		See Voltage and current operating requirements for values	0	See Voltage and current operating requirements for values	mV	2
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	—	V <sub>REFH</sub>	V	
R <sub>S</sub>	Source impedendance	f <sub>ADCK</sub> < 4 MHz	—	—	5	kΩ	
R <sub>SW1</sub>	Channel Selection Switch Impedance		—	0.75	1.2	kΩ	
R <sub>AD</sub>	Sampling Switch Impedance		—	2	5	kΩ	
C <sub>P1</sub>	Pin Capacitance		—	10		pF	
C <sub>P2</sub>	Analog Bus Capacitance		—		4	pF	
Cs	Sampling capacitance		—	4	5	pF	

## 6.4.2 CMP with 8-bit DAC electrical specifications Table 31. Comparator with 8-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	
I <sub>DDHS</sub>	Supply current, High-speed mode <sup>1</sup>				μA	
	-40 - 125 °C	_	230	300		
I <sub>DDLS</sub>	Supply current, Low-speed mode <sup>1</sup>				μA	
	-40 - 105 °C	_	6	11		
	-40 - 125 °C	-	6	13		
V <sub>AIN</sub>	Analog input voltage	0	0 - V <sub>DDA</sub>	V <sub>DDA</sub>	V	
V <sub>AIO</sub>	Analog input offset voltage, High-speed mode				mV	
	-40 - 125 °C	-25	±1	25		
V <sub>AIO</sub>	Analog input offset voltage, Low-speed mode				mV	
	-40 - 125 °C	-40	±4	40		
t <sub>DHSB</sub>	Propagation delay, High-speed mode <sup>2</sup>				ns	
	-40 - 105 °C	_	35	200		
	-40 - 125 °C	_	35	300		
t <sub>DLSB</sub>	Propagation delay, Low-speed mode <sup>2</sup>		-		μs	
	-40 - 105 °C	_	0.5	2		
	-40 - 125 °C	-				
t <sub>DHSS</sub>	Propagation delay, High-speed mode <sup>3</sup>				ns	
	-40 - 105 °C	_	70	400		
	-40 - 125 °C	_	70	500		
t <sub>DLSS</sub>	Propagation delay, Low-speed mode <sup>3</sup>				μs	
	-40 - 105 °C	_	1	5		
	-40 - 125 °C	_	1	5		
t <sub>IDHS</sub>	Initialization delay, High-speed mode <sup>4</sup>				μs	
	-40 - 125 °C	_	1.5	3		
t <sub>IDLS</sub>	Initialization delay, Low-speed mode <sup>4</sup>				μs	
	-40 - 125 °C	_	10	30		
V <sub>HYST0</sub>	Analog comparator hysteresis, Hyst0				mV	
	-40 - 125 °C	_	0	_		
V <sub>HYST1</sub>	Analog comparator hysteresis, Hyst1, High-speed mode		-		mV	
	-40 - 125 °C	_	19	66		
	Analog comparator hysteresis, Hyst1, Low-speed mode		-			
	-40 - 125 °C	_	15	40		
V <sub>HYST2</sub>	Analog comparator hysteresis, Hyst2, High-speed mode				mV	
	-40 - 125 °C	_	34	133		

Symbol	Description	Min.	Тур.	Max.	Unit
	Analog comparator hysteresis, Hyst2, Low-speed mode				
	-40 - 125 °C	_	23	80	
V <sub>HYST3</sub>	Analog comparator hysteresis, Hyst3, High-speed mode				mV
	-40 - 125 °C	_	46	200	
	Analog comparator hysteresis, Hyst3, Low-speed mode				
	-40 - 125 °C	_	32	120	
I <sub>DAC8b</sub>	8-bit DAC current adder (enabled)				
	3.3V Reference Voltage	_	6	9	μA
	5V Reference Voltage	_	10	16	μA
INL <sup>5</sup>	8-bit DAC integral non-linearity	-0.75	—	0.75	LSB <sup>6</sup>
DNL	8-bit DAC differential non-linearity	-0.5	—	0.5	LSB <sup>6</sup>
t <sub>DDAC</sub>	Initialization and switching settling time	_	—	30	μs

Table 31. Comparator with 8-bit DAC electrical specifications (continued)

1. Difference at input > 200mV

2. Applied  $\pm$  (100 mV + V<sub>HYST0/1/2/3</sub>+ max. of V<sub>AIO</sub>) around switch point.

3. Applied ± (30 mV + 2 ×  $V_{HYST0/1/2/3}$ + max. of  $V_{AIO}$ ) around switch point.

4. Applied  $\pm$  (100 mV + V<sub>HYST0/1/2/3</sub>).

5. Calculation method used: Linear Regression Least Square Method

6. 1 LSB =  $V_{reference}/256$ 

## NOTE

For comparator IN signals adjacent to  $V_{DD}/V_{SS}$  or XTAL/ EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).




Figure 29. Serial wire clock input timing




Figure 30. Serial wire data timing

## 6.6.2 Trace electrical specifications

The following table describes the Trace electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

	Symbol	Description	R	RUN Mode		HSRUN Mode		VLPR Mode	Unit
—	Fsys	System frequency	80	48	40	112	80	4	MHz

Table 39.	Trace	specifications
-----------	-------	----------------

# Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)

Rating	Conditions	Symbol	Package	Values					Unit	
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Package	Natural	ΨJT	32	1	NA	NA	NA	NA	NA	
Top <sup>7</sup>	Convection		48	4	2	NA	NA	NA	NA	
			64	NA	2	2	2	2	NA	
			100	NA	NA	2	2	2	NA	
			144	NA	NA	NA	NA	2	1	
			176	NA	NA	NA	NA	NA	1	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.

7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 7.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from this equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

- $T_A$  = ambient temperature for the package (°C)
- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

# $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)
- $R_{\theta JC}$  = junction to case thermal resistance (°C/W)
- $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

Rev. No.         Date         Substantial Changes           • Added footnotes V <sub>In</sub> Input Buffer High Voltage and V <sub>In</sub> Input Buffer Low Voltage         • Updated table: AC electrical specifications at 3.3 V range           • Updated table: AC electrical specifications at 5.3 V range         • Updated table: AC electrical specifications at 5.4 V range           • In table: Standard input pin capacitance         • Added footnote to Normal run mode (S32K14x series)           • Removed note from 1M ohms Feedback Resistor in figure Oscillator connections scheme         • In table: External System Oscillator electrical specifications           • Updated typical of I <sub>DOSC</sub> Supply current — low-gain mode (low-power mode) (HGG=0) 1 for 4 and 8 MHz         • Removed rost or I <sub>K, ex</sub> EXTAL/XTAL impedence High-frequency, low gain mode (low-power mode) and high-frequency, high-gain mode and V <sub>EXTAL</sub> • Updated Typ. of R <sub>S</sub> low-gain mode         • Updated Typ. of R <sub>S</sub> low-gain mode           • Updated tootnote from R <sub>F</sub> R <sub>S</sub> , and V <sub>PP</sub> • Removed motor for R <sub>F</sub> R <sub>S</sub> , and V <sub>PP</sub> • Removed mention of high-frequency         • Added footnote for R <sub>F</sub> R <sub>S</sub> , and V <sub>PP</sub> • Removed description of Δ <sub>F</sub> • Updated fr <sub>FIRC</sub> • Updated frequency         • Added footnote to T <sub>UT</sub> cycle-to-cycle jitter and T <sub>UT</sub> Long term jitter over 1000 cycles           • Updated R <sub>FIRC</sub> • Updated naming convention of I <sub>DDFIRC</sub> Supply current           • Added footnote to I <sub>DDFIRC</sub> Supply current         • Added footnote to F <sub>DFIRC</sub> Cand I <sub>DDD</sub>
<ul> <li>For all EEPROM Emulation terms</li> <li>For all EEPROM Emulation terms</li> <li>'First time' EERAM writes after a POR</li> <li>Removed footnote 'Assumes 25 MHz or'</li> <li>Updated Max of t<sub>eewr32bers</sub></li> <li>Added parameters t<sub>quickwr and t<sub>quickwrClnup</sub></sub></li> <li>In table: Reliability specifications</li> <li>Removed Typ. values for all parameters</li> <li>Removed footnote 'Typical values represent '</li> <li>Added footnote 'Any other EEE driver usage '</li> <li>Updated QuadSPI AC specifications</li> </ul>

## Table 43. Revision History

Table continues on the next page...

Rev. No.	Date	Substantial Changes					
		<ul> <li>Updated values for V<sub>REFH</sub> and V<sub>REFL</sub> to add refernce to the section "voltage and current operating requirments" for Min and Max valaues</li> <li>Updated footnote to Typ.</li> <li>Removed footnote from RAS Analog source resistance</li> <li>Updated figure: ADC input impedance equivalency diagram</li> <li>In table: 12-bit ADC characteristics (2.7 V to 3 V) (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Removed number for TUE</li> <li>Updated footnote to Typ.</li> <li>In table: Comparator with 8-bit DAC electrical specifications</li> <li>Updated Typ. of I<sub>DDLS</sub> Supply current, Low-speed mode</li> <li>Updated Typ. of I<sub>DDLS</sub> Propagation delay, Low-speed mode</li> <li>Updated Typ. of I<sub>DDLS</sub> Propagation delay, High-speed mode</li> <li>Updated Typ. of I<sub>DDAC</sub> Initialization and switching settling time</li> <li>Updated footnote</li> <li>Updated footnote</li> <li>Updated section: LENE Propagation delay</li> <li>Added section: SAI electrical specifications</li> <li>Added section: Clockout frequency</li> <li>Added section: Clockout frequency</li> <li>Added section: Trace electrical specifications</li> <li>Updated table: Table 41 : Updated numbers for S32K142 and S32K148</li> <li>Updated Document number for 32-pin QFN in topic Obtaining package dimensions</li> </ul>					
3	14 March 2017	<ul> <li>In Table 2 <ul> <li>Updated min. value of V<sub>DD_OFF</sub></li> <li>Added parameter I<sub>INJSUM_AF</sub></li> </ul> </li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Power consumption</li> <li>Updated footnote to T<sub>SPLL_LOCK</sub> in SPLL electrical specifications</li> <li>In 12-bit ADC electrical characteristics <ul> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table '</li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub></li> <li>Removed footnote 'All the parameters in this table '</li> </ul> </li> <li>In Flash timing specifications — commands updated Max. value of t<sub>vfykey</sub> to 33 µs</li> </ul>					
4	02 June 2017	<ul> <li>In section: Block diagram, added block diagram for S32K11x series.</li> <li>Updated figure: S32K1xx product series comparison.</li> <li>In section: Selecting orderable part number, added reference to attachemen <i>S32K_Part_Numbers.xlsx</i>.</li> <li>In section: Ordering information <ul> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In Table 1,</li> </ul>					

## Table 43. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul> <li>Updated note 'All the limits defined'</li> <li>Updated parameter 'I<sub>INJPAD_DC_ABS</sub>', 'VIN_DC', I<sub>INJSUM_DC_ABS</sub>.</li> <li>In Table 2,</li> <li>Updated parameter I<sub>INJPAD_DC_ABS</sub>', 'VIN_DC', I<sub>INJSUM_DC_ABS</sub>.</li> <li>In Table 5, updated TBDs for V<sub>LVR_HYST</sub>, V<sub>LVD_HYST</sub>, and <sub>VLVW_HYST</sub></li> <li>In Power mode transition operating behaviors,</li> <li>Added VLPR → VLPS</li> <li>Added VLPR → VLPS</li> <li>Added VLPS → VLPR</li> <li>Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> <li>In Table 7, updated the specifications for S32K144.</li> <li>Updated the attachment S32K1xx_Power_Modes _Configuration.xlsx.</li> <li>In Table 15, removed C<sub>IN_A</sub>.</li> <li>In Table 17,</li> <li>Updated specificatins for g<sub>mXOSC</sub>.</li> <li>Removed I<sub>DDSC</sub>C</li> <li>In Table 19,</li> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDFIRC</sub></li> <li>In Table 21, removed I<sub>LPO</sub></li> <li>Updated section: Flash memory module (FTFC) electrical specifications</li> <li>In section: 12-bit ADC operating conditions,</li> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in Table 29</li> <li>In section: 12-bit ADC operating conditions, updated TBDs for I<sub>DDA_ADC</sub> and TUE in Table 27.</li> <li>In section: 12-bit ADC operating conditions, updated Table 27.</li> <li>In section: CMP with 8-bit DAC electrical specifications, added note 'For comparator IN signals adjacent'</li> </ul>
5	06 Dec 2017	<ul> <li>Removed S32K148 from 'Caution'</li> <li>Updated figure: S32K1xx product series comparison for <ul> <li>'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>In Absolute maximum ratings : <ul> <li>Added note 'Unless otherwise'</li> <li>Added parameter 'Added note 'T<sub>ramp_MCU</sub>'</li> <li>Updated footnote for 'T<sub>ramp</sub>'</li> </ul> </li> <li>In Voltage and current operating requirements : <ul> <li>Added footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted' against parameter 'V<sub>DD</sub>-V<sub>DDA</sub>'</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted'</li> </ul> </li> <li>In Power and ground pins <ul> <li>Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted'</li> </ul> </li> </ul>

## Table 43. Revision History (continued)