



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4F |
| Core Size | 32-Bit Single-Core |
| Speed | 112MHz |
| Connectivity | CANbus, FlexIO, I²C, LINbus, SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 89 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 16x12b SAR; D/A1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144uat0vllt |

Table of Contents

| | | | | | |
|---|---|----|---------|--|----|
| 1 | Block diagram..... | 4 | 6.2.5 | SPLL electrical specifications | 32 |
| 2 | Feature comparison..... | 5 | 6.3 | Memory and memory interfaces..... | 32 |
| 3 | Ordering information..... | 7 | 6.3.1 | Flash memory module (FTFC) electrical specifications..... | 32 |
| | 3.1 Selecting orderable part number | 7 | 6.3.1.1 | Flash timing specifications — commands..... | 32 |
| | 3.2 Ordering information | 8 | 6.3.1.2 | Reliability specifications..... | 37 |
| 4 | General..... | 9 | 6.3.2 | QuadSPI AC specifications..... | 38 |
| | 4.1 Absolute maximum ratings..... | 9 | 6.4 | Analog modules..... | 42 |
| | 4.2 Voltage and current operating requirements..... | 10 | 6.4.1 | ADC electrical specifications..... | 42 |
| | 4.3 Thermal operating characteristics..... | 11 | 6.4.1.1 | 12-bit ADC operating conditions..... | 42 |
| | 4.4 Power and ground pins..... | 12 | 6.4.1.2 | 12-bit ADC electrical characteristics..... | 44 |
| | 4.5 LVR, LVD and POR operating requirements..... | 14 | 6.4.2 | CMP with 8-bit DAC electrical specifications..... | 46 |
| | 4.6 Power mode transition operating behaviors..... | 15 | 6.5 | Communication modules..... | 50 |
| | 4.7 Power consumption..... | 16 | 6.5.1 | LPUART electrical specifications..... | 50 |
| | 4.8 ESD handling ratings..... | 21 | 6.5.2 | LP SPI electrical specifications..... | 50 |
| | 4.9 EMC radiated emissions operating behaviors..... | 21 | 6.5.3 | LPI2C electrical specifications..... | 56 |
| 5 | I/O parameters..... | 22 | 6.5.4 | FlexCAN electrical specifications..... | 57 |
| | 5.1 AC electrical characteristics..... | 22 | 6.5.5 | SAI electrical specifications..... | 57 |
| | 5.2 General AC specifications..... | 22 | 6.5.6 | Ethernet AC specifications..... | 59 |
| | 5.3 DC electrical specifications at 3.3 V Range..... | 23 | 6.5.7 | Clockout frequency..... | 62 |
| | 5.4 DC electrical specifications at 5.0 V Range..... | 24 | 6.6 | Debug modules..... | 62 |
| | 5.5 AC electrical specifications at 3.3 V range | 25 | 6.6.1 | SWD electrical specofications | 62 |
| | 5.6 AC electrical specifications at 5 V range | 25 | 6.6.2 | Trace electrical specifications..... | 64 |
| | 5.7 Standard input pin capacitance..... | 26 | 6.6.3 | JTAG electrical specifications..... | 65 |
| | 5.8 Device clock specifications..... | 26 | 7 | Thermal attributes..... | 68 |
| 6 | Peripheral operating requirements and behaviors..... | 27 | 7.1 | Description..... | 68 |
| | 6.1 System modules..... | 27 | 7.2 | Thermal characteristics..... | 68 |
| | 6.2 Clock interface modules..... | 27 | 7.3 | General notes for specifications at maximum junction temperature..... | 73 |
| | 6.2.1 External System Oscillator electrical specifications.... | 27 | 8 | Dimensions..... | 74 |
| | 6.2.2 External System Oscillator frequency specifications . | 29 | 8.1 | Obtaining package dimensions | 74 |
| | 6.2.3 System Clock Generation (SCG) specifications..... | 31 | 9 | Pinouts..... | 75 |
| | 6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications..... | 31 | 9.1 | Package pinouts and signal descriptions..... | 75 |
| | 6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications | 31 | 10 | Revision History..... | 75 |
| | 6.2.4 Low Power Oscillator (LPO) electrical specifications | 32 | | | |




Figure 2. High-level architecture diagram for the S32K11x family

2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

NOTE

Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal*

I/O parameters

6. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details see IO Signal Description Input Multiplexing sheet(s) attached with the *Reference Manual*.
7. When using ENET and SAI on S32K148, the overall device limits associated with high drive pin configurations must be respected i.e. On 144-pin LQFP the general purpose pins: PTA10, PTD0, and PTE4 must be set to low drive.
8. Measured at input V = V_{SS}
9. Measured at input V = V_{DD}

5.4 DC electrical specifications at 5.0 V Range

Table 12. DC electrical specifications at 5.0 V Range

| Symbol | Parameter | Value | | | Unit | Notes |
|---|---|------------------------|-------|------------------------|------|-------|
| | | Min. | Typ. | Max. | | |
| V _{DD} | I/O Supply Voltage | 4 | — | 5.5 | V | |
| V _{ih} | Input Buffer High Voltage | 0.65 x V _{DD} | — | V _{DD} + 0.3 | V | 1 |
| V _{il} | Input Buffer Low Voltage | V _{SS} - 0.3 | — | 0.35 x V _{DD} | V | 2 |
| V _{hys} | Input Buffer Hysteresis | 0.06 x V _{DD} | — | — | V | |
| I _{oh} _{GPIO} I _{oh} _{GPIO-HD_DSE_0} | I/O current source capability measured when pad V _{oh} = (V _{DD} - 0.8 V) | 5 | — | — | mA | |
| I _{ol} _{GPIO} I _{ol} _{GPIO-HD_DSE_0} | I/O current sink capability measured when pad V _{ol} = 0.8 V | 5 | — | — | mA | |
| I _{oh} _{GPIO-HD_DSE_1} | I/O current source capability measured when pad V _{oh} = V _{DD} - 0.8 V | 20 | — | — | mA | 3 |
| I _{ol} _{GPIO-HD_DSE_1} | I/O current sink capability measured when pad V _{ol} = 0.8 V | 20 | — | — | mA | 3 |
| I _{oh} _{GPIO-FAST_DSE_0} | I/O current sink capability measured when pad V _{oh} = V _{DD} - 0.8 V | 14.0 | — | — | mA | 4 |
| I _{ol} _{GPIO-FAST_DSE_0} | I/O current sink capability measured when pad V _{ol} = 0.8 V | 14.5 | — | — | mA | 4 |
| I _{oh} _{GPIO-FAST_DSE_1} | I/O current sink capability measured when pad V _{oh} = V _{DD} - 0.8 V | 21 | — | — | mA | 4 |
| I _{ol} _{GPIO-FAST_DSE_1} | I/O current sink capability measured when pad V _{ol} = 0.8 V | 20.5 | — | — | mA | 4 |
| IOHT | Output high current total for all ports | — | — | 100 | mA | |
| IIN | Input leakage current (per pin) for full temperature range at V _{DD} = 5.5 V | | | | | 5 |
| | All pins other than high drive port pins | | 0.005 | 0.5 | µA | |
| | High drive port pins | | 0.010 | 0.5 | µA | |
| R _{PU} | Internal pullup resistors | 20 | | 50 | kΩ | 6 |
| R _{PD} | Internal pulldown resistors | 20 | | 50 | kΩ | 7 |

1. For reset pads, same V_{ih} levels are applicable
2. For reset pads, same V_{il} levels are applicable
3. The strong pad I/O pin is capable of switching a 50 pF load up to 40 MHz.
4. For reference only. Run simulations with the IBIS model and custom board for accurate results.

Table 14. AC electrical specifications at 5 V Range (continued)

| Symbol | DSE | Rise time (nS) ¹ | | Fall time (nS) ¹ | | Capacitance (pF) ² |
|--------------------------|-----|-----------------------------|------|-----------------------------|------|-------------------------------|
| | | Min. | Max. | Min. | Max. | |
| | 1 | 17.3 | 54.8 | 17.6 | 59.7 | 200 |
| | | 1.1 | 4.6 | 1.1 | 5.0 | 25 |
| | | 2.0 | 5.7 | 2.0 | 5.8 | 50 |
| | | 5.4 | 16.0 | 5.0 | 16.0 | 200 |
| tRF _{GPIO-FAST} | 0 | 0.42 | 2.2 | 0.37 | 2.2 | 25 |
| | | 2.0 | 5.0 | 1.9 | 5.2 | 50 |
| | | 9.3 | 18.8 | 8.5 | 19.3 | 200 |
| | 1 | 0.37 | 0.9 | 0.35 | 0.9 | 25 |
| | | 1.2 | 2.7 | 1.2 | 2.9 | 50 |
| | | 6.0 | 11.8 | 6.0 | 12.3 | 200 |

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

5.7 Standard input pin capacitance

Table 15. Standard input pin capacitance

| Symbol | Description | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C _{IN_D} | Input capacitance: digital pins | — | 7 | pF |

NOTE

Please refer to [External System Oscillator electrical specifications](#) for EXTAL/XTAL pins.

5.8 Device clock specifications

Table 16. Device clock specifications 1

| Symbol | Description | Min. | Max. | Unit |
|----------------------------------|-----------------------|------|------|------|
| High Speed run mode ² | | | | |
| f _{SYS} | System and core clock | — | 112 | MHz |
| f _{BUS} | Bus clock | — | 56 | MHz |
| f _{FLASH} | Flash clock | — | 28 | MHz |
| Normal run mode (S32K11x series) | | | | |
| f _{SYS} | System and core clock | — | 48 | MHz |
| f _{BUS} | Bus clock | — | 48 | MHz |

Table continues on the next page...

6.2.4 Low Power Oscillator (LPO) electrical specifications

Table 21. Low Power Oscillator (LPO) electrical specifications

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------|---|------|------|------|---------|
| F_{LPO} | Internal low power oscillator frequency | 113 | 128 | 139 | kHz |
| $T_{startup}$ | Startup Time | — | — | 20 | μs |

6.2.5 SPLL electrical specifications

Table 22. SPLL electrical specifications

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------------|--|------------|------|--|---------|
| $F_{SPLL_REF}^1$ | PLL Reference Frequency Range | 8 | — | 16 | MHz |
| $F_{SPLL_Input}^2$ | PLL Input Frequency | 8 | — | 40 | MHz |
| F_{VCO_CLK} | VCO output frequency | 180 | — | 320 | MHz |
| F_{SPLL_CLK} | PLL output frequency | 90 | — | 160 | MHz |
| J_{CYC_SPLL} | PLL Period Jitter (RMS) ³ | | | | |
| | at F_{VCO_CLK} 180 MHz | — | 120 | — | μs |
| | at F_{VCO_CLK} 320 MHz | — | 75 | — | μs |
| J_{ACC_SPLL} | PLL accumulated jitter over 1 μs (RMS) ³ | | | | |
| | at F_{VCO_CLK} 180 MHz | — | 1350 | — | μs |
| | at F_{VCO_CLK} 320 MHz | — | 600 | — | μs |
| D_{UNL} | Lock exit frequency tolerance | ± 4.47 | — | ± 5.97 | % |
| T_{SPLL_LOCK} | Lock detector detection time ⁴ | — | — | $150 \times 10^{-6} + 1075(1/F_{SPLL_REF})$ | s |

1. F_{SPLL_REF} is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG register of Reference Manual.
2. F_{SPLL_Input} is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.
3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary
4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.

6.3 Memory and memory interfaces

6.3.1 Flash memory module (FTFC) electrical specifications

This section describes the electrical characteristics of the flash memory module.

Table 24. Flash command timing specifications for S32K11x (continued)

| Symbol | Description ¹ | S32K116 | | S32K118 | | Unit | Notes |
|------------------|--|---------------------|------|---------|------|------|------------------------|
| | | Typ | Max | Typ | Max | | |
| t_{ersscr} | Erase Flash Sector execution time | — | 12 | 130 | 12 | 130 | ms ² |
| $t_{pgmsec1k}$ | Program Section execution time (1 KB flash) | — | 5 | — | 5 | — | ms |
| t_{rd1all} | Read 1s All Block execution time | — | — | 1.7 | — | 2.8 | ms |
| t_{rdonce} | Read Once execution time | — | — | 30 | — | 30 | μs |
| $t_{pgmonce}$ | Program Once execution time | — | 90 | — | 90 | — | μs |
| t_{ersall} | Erase All Blocks execution time | — | 150 | 1500 | 230 | 2500 | ms ² |
| t_{vfykey} | Verify Backdoor Access Key execution time | — | — | 35 | — | 35 | μs |
| $t_{ersallu}$ | Erase All Blocks Unsecure execution time | — | 150 | 1500 | 230 | 2500 | ms ² |
| $t_{pgmpart}$ | Program Partition for EEPROM execution time | 32 KB EEPROM backup | 71 | — | 71 | — | ms ³ |
| | | 64 KB EEPROM backup | — | — | — | — | |
| t_{setram} | Set FlexRAM Function execution time | Control Code 0xFF | 0.08 | — | 0.08 | — | ms ³ |
| | | 32 KB EEPROM backup | 0.8 | 1.2 | 0.8 | 1.2 | |
| | | 48 KB EEPROM backup | — | — | — | — | |
| | | 64 KB EEPROM backup | — | — | — | — | |
| t_{eewr8b} | Byte write to FlexRAM execution time | 32 KB EEPROM backup | 385 | 1700 | 385 | 1700 | μs ³⁻⁴ |
| | | 48 KB EEPROM backup | — | — | — | — | |
| | | 64 KB EEPROM backup | — | — | — | — | |
| $t_{eewr16b}$ | 16-bit write to FlexRAM execution time | 32 KB EEPROM backup | 385 | 1700 | 385 | 1700 | μs ³⁻⁴ |
| | | 48 KB EEPROM backup | — | — | — | — | |
| | | 64 KB EEPROM backup | — | — | — | — | |
| $t_{eewr32bers}$ | 32-bit write to erased FlexRAM location execution time | — | 360 | 2000 | 360 | 2000 | μs |

Table continues on the next page...

Table 26. QuadSPI electrical specifications

| FLASH PORT | Sym | Unit | FLASH A | | | | | | | | | | FLASH B | | | | | |
|------------------------|------------------|------|-------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|------------------------|-----|-------------------|-----------------|
| | | | RUN ¹ | | | | | | HSRUN ¹ | | | | | | RUN/HSRUN ² | | | |
| | | | SDR | | | | | | SDR | | | | | | SDR | | DDR ³ | |
| | | | Internal Sampling | | Internal DQS | | | | Internal Sampling | | Internal DQS | | | | Internal Sampling | | External DQS | |
| | | | N1 | | PAD Loopback | | Internal Loopback | | N1 | | PAD Loopback | | Internal Loopback | | N1 | | External DQS | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| Register Settings | | | | | | | | | | | | | | | | | | |
| MCR[DDR_EN] | | - | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 1 | |
| MCR[DQS_EN] | | - | 0 | | 1 | | 1 | | 0 | | 1 | | 1 | | 0 | | 1 | |
| MCR[SCLKCFG[0]] | | - | - | | 1 | | 0 | | - | | 1 | | 0 | | - | | - | |
| MCR[SCLKCFG[1]] | | - | - | | 1 | | 0 | | - | | 1 | | 0 | | - | | - | |
| MCR[SCLKCFG[2]] | | - | - | | - | | - | | - | | - | | - | | - | | 0 | |
| MCR[SCLKCFG[3]] | | - | - | | - | | - | | - | | - | | - | | - | | 0 | |
| MCR[SCLKCFG[5]] | | - | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 1 | |
| SMPR[FSPHS] | | - | 0 | | 1 | | 0 | | 0 | | 1 | | 0 | | 0 | | 0 | |
| SMPR[FSDLY] | | - | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | |
| SOCCR [SOCCFG[7:0]] | | | - | | 0 | | 23 | | - | | 0 | | 30 | | - | | - | |
| SOCCR[SOCCFG[15:8]] | | - | - | | - | | - | | - | | - | | - | | - | | 30 | |
| FLSHCR[TDH] | | - | 0x00 | | 0x00 | | 0x00 | | 0x00 | | 0x00 | | 0x00 | | 0x00 | | 0x01 | |
| Timing Parameters | | | | | | | | | | | | | | | | | | |
| SCK Clock Frequency | f _{SCK} | MHz | - | 38 | - | 64 | - | 48 | - | 40 | - | 80 | - | 50 | - | 20 | - | 20 ⁴ |
| SCK Clock Period | t _{SCK} | ns | - | - | 1/f _{SCK} | - | 50.0 | - | 50.0 ⁴ | - |

Table continues on the next page...




Figure 9. QuadSPI input timing (SDR mode) diagram





Figure 10. QuadSPI output timing (SDR mode) diagram



TIS – Setup Time

TIH – Hold Time

Figure 11. QuadSPI input timing (HyperRAM mode) diagram

6.4.1.2 12-bit ADC electrical characteristics

NOTE

- ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.
- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing. See [AN5426](#) for details

Table 28. 12-bit ADC characteristics (2.7 V to 3 V) ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|------------------|----------------------------|-------------------------|------|-------------------|-------------------------------|------------------|-----------------------|
| V_{DDA} | Supply voltage | | 2.7 | — | 3 | V | |
| I_{DDA_ADC} | Supply current per ADC | | — | 0.6 | — | mA | ³ |
| SMPLTS | Sample Time | | 275 | — | Refer to the Reference Manual | ns | |
| TUE ⁴ | Total unadjusted error | | — | ± 4 | ± 8 | LSB ⁵ | ^{6, 7, 8, 9} |
| DNL | Differential non-linearity | | — | ± 1.0 | — | LSB ⁵ | ^{6, 7, 8, 9} |
| INL | Integral non-linearity | | — | ± 2.0 | — | LSB ⁵ | ^{6, 7, 8, 9} |

1. All accuracy numbers assume the ADC is calibrated with $V_{REFH}=V_{DDA}=V_{DD}$, with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume $V_{DDA} = 3$ V, Temp = 25 °C, $f_{ADCK} = 40$ MHz, $R_{AS}=20\ \Omega$, and $C_{AS}=10\ nF$.
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5. $1\ LSB = (V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to V_{DD}/V_{SS} or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

Table 31. Comparator with 8-bit DAC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | |
|--------------------|--|-------|------|------|------------------|--|
| | Analog comparator hysteresis, Hyst2, Low-speed mode | | | | | |
| | -40 - 125 °C | — | 23 | 80 | | |
| V _{HYST3} | Analog comparator hysteresis, Hyst3, High-speed mode | | | | mV | |
| | -40 - 125 °C | — | 46 | 200 | | |
| | Analog comparator hysteresis, Hyst3, Low-speed mode | | | | | |
| | -40 - 125 °C | — | 32 | 120 | | |
| I _{DAC8b} | 8-bit DAC current adder (enabled) | | | | | |
| | 3.3V Reference Voltage | — | 6 | 9 | µA | |
| | 5V Reference Voltage | — | 10 | 16 | µA | |
| INL ⁵ | 8-bit DAC integral non-linearity | -0.75 | — | 0.75 | LSB ⁶ | |
| DNL | 8-bit DAC differential non-linearity | -0.5 | — | 0.5 | LSB ⁶ | |
| t _{DDAC} | Initialization and switching settling time | — | — | 30 | µs | |

1. Difference at input > 200mV
2. Applied $\pm (100 \text{ mV} + V_{\text{HYST0/1/2/3}} + \text{max. of } V_{\text{AIO}})$ around switch point.
3. Applied $\pm (30 \text{ mV} + 2 \times V_{\text{HYST0/1/2/3}} + \text{max. of } V_{\text{AIO}})$ around switch point.
4. Applied $\pm (100 \text{ mV} + V_{\text{HYST0/1/2/3}})$.
5. Calculation method used: Linear Regression Least Square Method
6. 1 LSB = $V_{\text{reference}}/256$


NOTE

For comparator IN signals adjacent to V_{DD}/V_{SS} or XTAL/EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).

Table 32. LPSPI electrical specifications¹


| Num | Symbol | Description | Conditions | Run Mode ² | | | | HSRUN Mode ² | | | | VLPR Mode | | | | Unit | |
|-----|---------------------------|---------------------------------------|------------------------------------|------------------------------------|------|----------|------|------------------------------------|------|----------|-----------------|------------------------------------|------|----------|------|------|--|
| | | | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | | |
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| | $f_{\text{periph}}^{3,4}$ | Peripheral Frequency | Slave | - | 40 | - | 40 | - | 56 | - | 56 | - | 4 | - | 4 | MHz | |
| | | | Master | - | 40 | - | 40 | - | 56 | - | 56 | - | 4 | - | 4 | | |
| | | | Master Loopback ⁵ | - | 40 | - | 48 | - | 48 | - | 48 | - | 4 | - | 4 | | |
| | | | Master Loopback(slow) ⁶ | - | 48 | - | 48 | - | 48 | - | 48 | - | 4 | - | 4 | | |
| 1 | f_{op} | Frequency of operation | Slave | - | 10 | - | 10 | - | 14 | - | 14 ⁷ | - | 2 | - | 2 | MHz | |
| | | | Master | - | 10 | - | 10 | - | 14 | - | 14 ⁷ | - | 2 | - | 2 | | |
| | | | Master Loopback ⁵ | - | 20 | - | 12 | - | 24 | - | 12 | - | 2 | - | 2 | | |
| | | | Master Loopback(slow) ⁶ | - | 12 | - | 12 | - | 12 | - | 12 | - | 2 | - | 2 | | |
| 2 | t_{SPSCK} | SPSCK period | Slave | 100 | - | 100 | - | 72 | - | 72 | - | 500 | - | 500 | - | ns | |
| | | | Master | 100 | - | 100 | - | 72 | - | 72 | - | 500 | - | 500 | - | | |
| | | | Master Loopback ⁵ | 50 | - | 83 | - | 42 | - | 83 | - | 500 | - | 500 | - | | |
| | | | Master Loopback(slow) ⁶ | 83 | - | 83 | - | 83 | - | 83 | - | 500 | - | 500 | - | | |
| 3 | t_{Lead}^8 | Enable lead time (PCS to SPSCK delay) | Slave | - | - | - | - | - | - | - | - | - | - | - | - | ns | |
| | | | Master | - | - | - | - | - | - | - | - | - | - | - | - | | |
| | | | Master Loopback ⁵ | (PCSSCK+1)* _{t_periph-25} | | | | (PCSSCK+1)* _{t_periph-25} | | | | (PCSSCK+1)* _{t_periph-25} | | | | | |
| | | | Master Loopback(slow) ⁶ | (PCSSCK+1)* _{t_periph-25} | | | | (PCSSCK+1)* _{t_periph-25} | | | | (PCSSCK+1)* _{t_periph-25} | | | | | |

Table continues on the next page...

**Figure 22. SAI Timing — Master modes****Table 34. Slave mode timing specifications**

| Symbol | Description | Min. | Max. | Unit |
|------------------|---------------------------------------|------|------|-------------|
| — | Operating voltage | 2.97 | 3.6 | V |
| S13 | SAI_BCLK cycle time (input) | 80 | — | ns |
| S14 ¹ | SAI_BCLK pulse width high/low (input) | 45% | 55% | BCLK period |
| S15 | SAI_RXD input setup before SAI_BCLK | 8 | — | ns |
| S16 | SAI_RXD input hold after SAI_BCLK | 2 | — | ns |
| S17 | SAI_BCLK to SAI_TxD output valid | — | 28 | ns |
| S18 | SAI_BCLK to SAI_TxD output invalid | 0 | — | ns |
| S19 | SAI_FS input setup before SAI_BCLK | 8 | — | ns |
| S20 | SAI_FS input hold after SAI_BCLK | 2 | — | ns |
| S21 | SAI_BCLK to SAI_FS output valid | — | 28 | ns |
| S22 | SAI_BCLK to SAI_FS output invalid | 0 | — | ns |

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing.

**Figure 23. SAI Timing — Slave modes**

6.5.6 Ethernet AC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

The following table describes the MII electrical characteristics.


- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Table 35. MII signal switching specifications

| Symbol | Description | Min. | Max. | Unit |
|--------|---------------------------------------|------|------|--------------|
| — | RXCLK frequency | — | 25 | MHz |
| MII1 | RXCLK pulse width high | 35% | 65% | RXCLK period |
| MII2 | RXCLK pulse width low | 35% | 65% | RXCLK period |
| MII3 | RXD[3:0], RXDV, RXER to RXCLK setup | 5 | — | ns |
| MII4 | RXCLK to RXD[3:0], RXDV, RXER hold | 5 | — | ns |
| — | TXCLK frequency | — | 25 | MHz |
| MII5 | TXCLK pulse width high | 35% | 65% | TXCLK period |
| MII6 | TXCLK pulse width low | 35% | 65% | TXCLK period |
| MII7 | TXCLK to TXD[3:0], TXEN, TXER invalid | 2 | — | ns |
| MII8 | TXCLK to TXD[3:0], TXEN, TXER valid | — | 25 | ns |

Table 39. Trace specifications (continued)

| | Symbol | Description | RUN Mode | | | HSRUN Mode | | VLPR Mode | Unit |
|--------------------|-------------|---------------------|----------|----|----|------------|-------|-----------|------|
| Trace on fast pads | f_{TRACE} | Max Trace frequency | 80 | 48 | 40 | 74.667 | 80 | 4 | MHz |
| | t_{DVO} | Data Output Valid | 4 | 4 | 4 | 4 | 4 | 20 | ns |
| | t_{DIV} | Data Output Invalid | -2 | -2 | -2 | -2 | -2 | -10 | ns |
| Trace on slow pads | f_{TRACE} | Max Trace frequency | 22.86 | 24 | 20 | 22.4 | 22.86 | 4 | MHz |
| | t_{DVO} | Data Output Valid | 8 | 8 | 8 | 8 | 8 | 20 | ns |
| | t_{DIV} | Data Output Invalid | -4 | -4 | -4 | -4 | -4 | -10 | ns |

**Figure 31. TRACE CLKOUT specifications**

6.6.3 JTAG electrical specifications

Table 40. JTAG electrical specifications

| Symbol | Description | Run Mode | | | | HSRUN Mode | | | | VLPR Mode | | | | Unit | |
|--------|--|----------|----------|----------|----------|------------|----------|----------|----------|-----------|----------|----------|----------|------|--|
| | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | 5.0 V IO | | 3.3 V IO | | | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| J1 | TCLK frequency of operation | | | | | | | | | | | | | MHz | |
| | Boundary Scan | - | 20 | - | 20 | - | 20 | - | 20 | - | 10 | - | 10 | | |
| | JTAG | - | 20 | - | 20 | - | 20 | - | 20 | - | 10 | - | 10 | | |
| J2 | TCLK cycle period | 1/J1 | - | 1/J1 | - | 1/J1 | - | 1/J1 | - | 1/J1 | - | 1/J1 | - | ns | |
| J3 | TCLK clock pulse width | | | | | | | | | | | | | ns | |
| | Boundary Scan | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | | |
| | JTAG | J2/Z + 5 | J2/Z - 5 | J2/Z + 5 | J2/Z - 5 | J2/Z + 5 | J2/Z - 5 | J2/Z + 5 | J2/Z - 5 | J2/Z + 5 | J2/Z - 5 | J2/Z + 5 | J2/Z - 5 | | |
| J4 | TCLK rise and fall times | - | 1 | - | 1 | - | 1 | - | 1 | - | 1 | - | 1 | ns | |
| J5 | Boundary scan input data setup time to TCLK rise | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 15 | - | ns | |
| J6 | Boundary scan input data hold time after TCLK rise | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 8 | - | ns | |
| J7 | TCLK low to boundary scan output data valid | - | 28 | - | 32 | - | 28 | - | 32 | - | 80 | - | 80 | ns | |
| J8 | TCLK low to boundary scan output data invalid | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | | |
| J9 | TCLK low to boundary scan output high-Z | - | 28 | - | 32 | - | 28 | - | 32 | - | 80 | - | 80 | ns | |
| J10 | TMS, TDI input data setup time to TCLK rise | 3 | - | 3 | - | 3 | - | 3 | - | 15 | - | 15 | - | ns | |
| J11 | TMS, TDI input data hold time after TCLK rise | 2 | - | 2 | - | 2 | - | 2 | - | 8 | - | 8 | - | ns | |
| J12 | TCLK low to TDO data valid | - | 28 | - | 32 | - | 28 | - | 32 | - | 80 | - | 80 | ns | |
| J13 | TCLK low to TDO data invalid | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns | |
| J14 | TCLK low to TDO high-Z | - | 28 | - | 32 | - | 28 | - | 32 | - | 80 | - | 80 | ns | |




Figure 32. Test clock input timing




Figure 33. Boundary scan (JTAG) timing

Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)

| Rating | Conditions | Symbol | Package | Values | | | | | | Unit |
|--|--------------------|-------------|---------|---------|---------|---------|---------|---------|---------|------|
| | | | | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 | |
| Thermal resistance, Junction to Package Top ⁷ | Natural Convection | Ψ_{JT} | 32 | 1 | NA | NA | NA | NA | NA | |
| | | | | 4 | 2 | NA | NA | NA | NA | |
| | | | | NA | 2 | 2 | 2 | 2 | NA | |
| | | | | NA | NA | 2 | 2 | 2 | NA | |
| | | | | NA | NA | NA | NA | 2 | 1 | |
| | | | | NA | NA | NA | NA | NA | 1 | |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 42. Thermal characteristics for the 100 MAPBGA package

| Rating | Conditions | Symbol | Values | | | Unit |
|---|-------------------------|-------------------|---------|---------|---------|------|
| | | | S32K146 | S32K144 | S32K148 | |
| Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2} | Single layer board (1s) | R _{θJA} | 57.2 | 61.0 | 52.5 | °C/W |
| Thermal resistance, Junction to Ambient (Natural Convection) ^{1, 2, 3} | Four layer board (2s2p) | R _{θJA} | 32.1 | 35.6 | 27.5 | °C/W |
| Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 2, 3} | Single layer board (1s) | R _{θJMA} | 44.1 | 46.6 | 39.0 | °C/W |
| Thermal resistance, Junction to Ambient (@200 ft/min) ^{1, 3} | Two layer board (2s2p) | R _{θJMA} | 27.2 | 30.9 | 22.8 | °C/W |
| Thermal resistance, Junction to Board ⁴ | — | R _{θJB} | 15.3 | 18.9 | 11.2 | °C/W |
| Thermal resistance, Junction to Case ⁵ | — | R _{θJC} | 10.2 | 14.2 | 7.5 | °C/W |
| Thermal resistance, Junction to Package Top outside center ⁶ | — | Ψ _{JT} | 0.2 | 0.4 | 0.2 | °C/W |
| Thermal resistance, Junction to Package Bottom outside center ⁷ | — | Ψ _{JB} | 12.2 | 15.9 | 18.3 | °C/W |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
7. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

Table 43. Revision History

| Rev. No. | Date | Substantial Changes |
|----------|------|--|
| | | <ul style="list-style-type: none"> • Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x – FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled' • Updated numbers for: <ul style="list-style-type: none"> • VLPR → VLPS • VLPS → VLPR • 'RUN → Compute operation' • RUN → VLPS • RUN → VLPR • In Power consumption : <ul style="list-style-type: none"> • Updated specs for S32K142, S32K144, and S32K148 • Updated footnote 'Typical current numbers are indicative ...' • Updated footnote 'The S32K148 data ...' • Removed footnote 'Above S32K148 data is preliminary targets only' • Added new table 'Power consumption at 3.3 V' • In General AC specifications : <ul style="list-style-type: none"> • Updated max value and footnote of WFRST • Updated symbol for not filtered pulse to 'WNFRST', updated min value, removed max. value, and added footnote • Fixed naming conventions to align with DS in DC electrical specifications at 3.3 V Range and DC electrical specifications at 5.0 V Range • Updated specs for AC electrical specifications at 3.3 V range and AC electrical specifications at 5 V range • In Device clock specifications : <ul style="list-style-type: none"> • Updated f_{BUS} to 48 for 11x • Added footnote to f_{BUS} for 14x • In External System Oscillator frequency specifications : <ul style="list-style-type: none"> • Added specs for S32K11x • Updated 't_{dc_extal}' for S32K14x • Added footnote 'Frequencies below ...' to 'f_{ec_extal}' and 't_{dc_extal}' • Splitted Flash timing specifications — commands for S32K14x and S32K11x • Updated Flash timing specifications — commands for S32K14x • In Reliability specifications : <ul style="list-style-type: none"> • Added footnote 'Data retention period ...' for 'tnvmretp1k' and 'tnvmretee' • Minor update in footnote for 'nnvmwree16' 'nnvmwree256' • In QuadSPI AC specifications : <ul style="list-style-type: none"> • Updated 'MCR[SCLKCFG[5]]' value to 0 • Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback value to 1.6 • Updated 'Data Input Setup Time' DDR External DQS min. value to 2 • Updated 'Data Input Hold Time' DDR External DQS min. value to 20 • Upadted figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram' • In 12-bit ADC electrical characteristics : <ul style="list-style-type: none"> • Added note 'On reduced pin packages where ...' • Removed max. value of 'I_{DDA_ADC}' • Added note 'Due to triple ...' • In 12-bit ADC operating conditions, removed parameter 'ΔV_{DDA}' • In CMP with 8-bit DAC electrical specifications : <ul style="list-style-type: none"> • Updated Typ. and Max. values of 'I_{DDLS}' • Upadted Typ. value of 't_{DHSB}' • Updated Typ. value of 'V_{HYST1}', 'V_{HYST2}', and 'V_{HYST3}' • In LPSPI electrical specifications : <ul style="list-style-type: none"> • Updated 'f_{periph}' and 'f_{op}', and 't_{SPSCK}' |

Table continues on the next page...

Revision History

Table 43. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
|----------|---------------|--|
| | | <ul style="list-style-type: none"> Updated 3.3 V numbers and added footnote against f_{op}, t_{SU}, and t_V in HSRUN Mode Added footnote to 't_{WSPSCK}' Updated Thermal characteristics for S32K11x |
| 6 | 31 Jan 2018 | <ul style="list-style-type: none"> Changed the representation of ARM trademark throughout. Removed S32K142 from 'Caution' In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K14x family, added the following footnote: <ul style="list-style-type: none"> No write or erase access to ... In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block Updated figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'. Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148. Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'. Updated Ordering information Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118. |
| 7 | 19 April 2018 | <ul style="list-style-type: none"> Changed Caution to Notes <ul style="list-style-type: none"> Updated the wordings of Notes and removed S32K146 Added 'Following two are the available ...' In 'Key features' : <ul style="list-style-type: none"> Editorial updates Updated the note under Power management, Memory and memory interfaces, and Safety and security. Updated FlexIO under Communications interfaces Added ENET and SAI under Communications interfaces Updated Cryptographic Services Engine (CSEc) under 'Safety and security' In High-level architecture diagram for the S32K14x family : <ul style="list-style-type: none"> Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : <ul style="list-style-type: none"> Minor editorial updates In figure: S32K1xx product series comparison : <ul style="list-style-type: none"> Editorial updates Updated Frequency for S32K14x Updated footnote 4 Added footnote 5 In Ordering information : <ul style="list-style-type: none"> Renamed section, updated the starting paragraph Updated the figure In Voltage and current operating requirements, updated the note In Power consumption : <ul style="list-style-type: none"> Updated specs for S32K146 Removed section 'Modes configuration', and moved its content under the first paragraph. In 12-bit ADC operating conditions : |

Table continues on the next page...