



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details


|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | ARM® Cortex®-M4F                                                                                                                                                |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 112MHz                                                                                                                                                          |
| Connectivity               | CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                       |
| Peripherals                | POR, PWM, WDT                                                                                                                                                   |
| Number of I/O              | 58                                                                                                                                                              |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                          |
| RAM Size                   | 64K x 8                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                     |
| Data Converters            | A/D 16x12b SAR; D/A1x8b                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 64-LQFP                                                                                                                                                         |
| Supplier Device Package    | 64-LQFP (10x10)                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144uft0vlht">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144uft0vlht</a> |

- Communications interfaces
  - Up to three Low Power Universal Asynchronous Receiver/Transmitter (LPUART/LIN) modules with DMA support and low power availability
  - Up to three Low Power Serial Peripheral Interface (LPSPI) modules with DMA support and low power availability
  - Up to two Low Power Inter-Integrated Circuit (LPI2C) modules with DMA support and low power availability
  - Up to three FlexCAN modules (with optional CAN-FD support)
  - FlexIO module for emulation of communication protocols and peripherals (UART, I2C, SPI, I2S, LIN, PWM, etc).
  - Up to one 10/100Mbps Ethernet with IEEE1588 support and two Synchronous Audio Interface (SAI) modules.
- Safety and Security
  - Cryptographic Services Engine (CSEc) implements a comprehensive set of cryptographic functions as described in the SHE (Secure Hardware Extension) Functional Specification. Note: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
  - 128-bit Unique Identification (ID) number
  - Error-Correcting Code (ECC) on flash and SRAM memories
  - System Memory Protection Unit (System MPU)
  - Cyclic Redundancy Check (CRC) module
  - Internal watchdog (WDOG)
  - External Watchdog monitor (EWM) module
- Timing and control
  - Up to eight independent 16-bit FlexTimers (FTM) modules, offering up to 64 standard channels (IC/OC/PWM)
  - One 16-bit Low Power Timer (LPTMR) with flexible wake up control
  - Two Programmable Delay Blocks (PDB) with flexible trigger system
  - One 32-bit Low Power Interrupt Timer (LPIT) with 4 channels
  - 32-bit Real Time Counter (RTC)
- Package
  - 32-pin QFN, 48-pin LQFP, 64-pin LQFP, 100-pin LQFP, 100-pin MAPBGA, 144-pin LQFP, 176-pin LQFP package options
- 16 channel DMA with up to 63 request sources using DMAMUX

## 3 Ordering information

### 3.1 Selecting orderable part number

Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.



\*Note: VSSA and VSS are shorted at package level

**Figure 6. Power diagram**

## 4.5 LVR, LVD and POR operating requirements

**Table 5.  $V_{DD}$  supply LVR, LVD and POR operating requirements**

| Symbol          | Description                                        | Min. | Typ.  | Max. | Unit | Notes |
|-----------------|----------------------------------------------------|------|-------|------|------|-------|
| $V_{POR}$       | Rising and falling $V_{DD}$ POR detect voltage     | 1.1  | 1.6   | 2.0  | V    |       |
| $V_{LVR}$       | LVR falling threshold (RUN, HSRUN, and STOP modes) | 2.50 | 2.58  | 2.7  | V    |       |
| $V_{LVR\_HYST}$ | LVR hysteresis                                     | —    | 45    | —    | mV   | 1     |
| $V_{LVR\_LP}$   | LVR falling threshold (VLPS/VLPR modes)            | 1.97 | 2.22  | 2.44 | V    |       |
| $V_{LVD}$       | Falling low-voltage detect threshold               | 2.8  | 2.875 | 3    | V    |       |
| $V_{LVD\_HYST}$ | LVD hysteresis                                     | —    | 50    | —    | mV   | 1     |

Table continues on the next page...

**Table 6. Power mode transition operating behaviors (continued)**

| Symbol | Description                     | Min. | Typ.  | Max.  | Unit |
|--------|---------------------------------|------|-------|-------|------|
|        | VLPS → RUN                      | 8    | —     | 17    | μs   |
|        | STOP1 → RUN                     | 0.07 | 0.075 | 0.08  | μs   |
|        | STOP2 → RUN                     | 0.07 | 0.075 | 0.08  | μs   |
|        | VLPR → RUN                      | 19   | —     | 26    | μs   |
|        | VLPR → VLPS                     | 5.1  | 5.7   | 6.5   | μs   |
|        | VLPS → VLPR                     | 18.8 | 23    | 27.75 | μs   |
|        | RUN → Compute operation         | 0.72 | 0.75  | 0.77  | μs   |
|        | HSRUN → Compute operation       | 0.3  | 0.31  | 0.35  | μs   |
|        | RUN → STOP1                     | 0.35 | 0.38  | 0.4   | μs   |
|        | RUN → STOP2                     | 0.2  | 0.23  | 0.25  | μs   |
|        | RUN → VLPS                      | 0.3  | 0.35  | 0.4   | μs   |
|        | RUN → VLPR                      | 3.5  | 3.8   | 5     | μs   |
|        | VLPS → Asynchronous DMA Wakeup  | 105  | 110   | 125   | μs   |
|        | STOP1 → Asynchronous DMA Wakeup | 1    | 1.1   | 1.3   | μs   |
|        | STOP2 → Asynchronous DMA Wakeup | 1    | 1.1   | 1.3   | μs   |
|        | Pin reset → Code execution      | —    | 214   | —     | μs   |

**NOTE**

HSRUN should only be used when frequencies in excess of 80 MHz are required. When using 80 MHz and below, RUN mode is the recommended operating mode.

## 4.7 Power consumption

The following table shows the power consumption targets for the device in various mode of operations. Attached *S32K1xx\_Power\_Modes\_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the following table [Table 7](#). For full functionality refer to table: Module operation in available power modes of the *Reference Manual*.

Table 7. Power consumption (Typicals unless stated otherwise) <sup>1</sup>

| Chip/Device | Ambient Temperature (°C) |     | VLPS (μA) <sup>2</sup>            |                     | VLPR (mA)                         |                                             |                                             | STOP1 (mA) | STOP2 (mA) | RUN@48 MHz (mA)      |                     | RUN@64 MHz (mA)      |                     | RUN@80 MHz (mA)      |                     | HSRUN@112 MHz (mA) <sup>3</sup> |                     | IDD/MHz (μA/MHz) <sup>4</sup> |
|-------------|--------------------------|-----|-----------------------------------|---------------------|-----------------------------------|---------------------------------------------|---------------------------------------------|------------|------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|---------------------------------|---------------------|-------------------------------|
|             |                          |     | Peripherals disabled <sup>5</sup> | Peripherals enabled | Peripherals disabled <sup>6</sup> | Peripherals enabled use case 1 <sup>6</sup> | Peripherals enabled use case 2 <sup>7</sup> |            |            | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled            | Peripherals enabled |                               |
| S32K116     | 25                       | Typ | 26                                | 40                  | 1.05                              | 1.07                                        | TBD                                         | 6.3        | 7.2        | 11.8                 | 20.3                | NA                   |                     |                      |                     |                                 |                     | 245                           |
|             | 85                       | Typ | 76                                | 93                  | 1.1                               | 1.11                                        | TBD                                         | 6.6        | 7.5        | 12                   | 20.6                |                      |                     |                      |                     |                                 |                     | 251                           |
|             |                          | Max | 287                               | 300                 | 1.39                              | 1.4                                         | NA                                          | 8          | 8.9        | 13.4                 | 22.1                |                      |                     |                      |                     |                                 |                     | 279                           |
|             | 105                      | Typ | 139                               | 164                 | 1.15                              | 1.16                                        | TBD                                         | 6.8        | 7.7        | 12.3                 | 20.8                |                      |                     |                      |                     |                                 |                     | 255                           |
|             |                          | Max | 590                               | 603                 | 1.68                              | 1.69                                        | NA                                          | 9.2        | 10.1       | 14.5                 | 23.1                |                      |                     |                      |                     |                                 |                     | 302                           |
|             | 125                      | Typ | NA                                | NA                  | NA                                | NA                                          | TBD                                         | NA         | NA         | NA                   | NA                  |                      |                     |                      |                     |                                 |                     | NA                            |
|             |                          | Max | 891                               | 904                 | 2.02                              | 2.04                                        | NA                                          | 10.4       | 11.3       | 15.6                 | 24.1                |                      |                     |                      |                     |                                 |                     | 325                           |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      |                     |                      |                     |                      |                     |                                 |                     |                               |
| S32K118     | 25                       | Typ | 26                                | 38                  | 1.9                               | 2.5                                         | TBD                                         | 7          | 12         | TBD                  | TBD                 | NA                   |                     |                      |                     |                                 |                     | TBD                           |
|             | 105                      | Typ | TBD                               | TBD                 | TBD                               | TBD                                         | TBD                                         | TBD        | TBD        | TBD                  | TBD                 |                      |                     |                      |                     |                                 |                     | TBD                           |
|             |                          | Max | TBD                               | TBD                 | TBD                               | TBD                                         | TBD                                         | TBD        | TBD        | TBD                  | TBD                 |                      |                     |                      |                     |                                 |                     | TBD                           |
|             | 125                      | Max | TBD                               | TBD                 | TBD                               | TBD                                         | TBD                                         | TBD        | TBD        | TBD                  | TBD                 |                      |                     |                      |                     |                                 |                     | TBD                           |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      | 42                  |                      |                     |                      |                     |                                 |                     |                               |
| S32K142     | 25                       | Typ | 29                                | 40                  | 1.17                              | 1.21                                        | 2.19                                        | 6.4        | 7.4        | 17.3                 | 24.6                | 24.5                 | 31.3                | 28.8                 | 37.5                | 40.5                            | 52.2                | 360                           |
|             | 85                       | Typ | 128                               | 137                 | 1.48                              | 1.51                                        | 2.31                                        | 7          | 8          | 17.6                 | 24.9                | 25                   | 31.6                | 29.1                 | 37.7                | 41.1                            | 52.5                | 364                           |
|             |                          | Max | 335                               | 360                 | 1.87                              | 1.89                                        | NA                                          | 8.6        | 9.4        | 22                   | 28.2                | 26.9                 | 33.5                | 32                   | 40                  | 44                              | 55.6                | 400                           |
|             | 105                      | Typ | 240                               | 257                 | 1.58                              | 1.61                                        | 2.44                                        | 7.6        | 8.3        | 18.3                 | 25.7                | 25.5                 | 31.9                | 29.8                 | 38                  | 41.5                            | 53.1                | 373                           |
|             |                          | Max | 740                               | 791                 | 2.32                              | 2.34                                        | NA                                          | 9.9        | 10.9       | 23.1                 | 30.2                | 27.8                 | 35.3                | 33.8                 | 40.7                | 44.9                            | 57.4                | 423                           |
|             | 125                      | Typ | NA                                | NA                  | NA                                | NA                                          | 2.84                                        | NA         | NA         | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | NA                              | NA                  | NA                            |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      |                     |                      |                     |                      |                     |                                 |                     |                               |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      |                     |                      |                     |                      |                     |                                 |                     |                               |

Table continues on the next page...

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

| Chip/Device          | Ambient Temperature (°C) |     | VLPS (μA) <sup>2</sup>            |                     | VLPR (mA)                         |                                             |                                             | STOP1 (mA) | STOP2 (mA) | RUN@48 MHz (mA)      |                     | RUN@64 MHz (mA)      |                     | RUN@80 MHz (mA)      |                     | HSRUN@112 MHz (mA) <sup>3</sup> |                     | IDD/MHz (μA/MHz) <sup>4</sup> |
|----------------------|--------------------------|-----|-----------------------------------|---------------------|-----------------------------------|---------------------------------------------|---------------------------------------------|------------|------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|---------------------------------|---------------------|-------------------------------|
|                      |                          |     | Peripherals disabled <sup>5</sup> | Peripherals enabled | Peripherals disabled <sup>6</sup> | Peripherals enabled use case 1 <sup>6</sup> | Peripherals enabled use case 2 <sup>7</sup> |            |            | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled            | Peripherals enabled |                               |
|                      |                          | Max | 1637                              | 1694                | 3.1                               | 3.21                                        | NA                                          | 12.7       | 13.7       | 25                   | 32.9                | 30.7                 | 38.8                | 36                   | 43.8                | NA                              |                     | 450                           |
| S32K144              | 25                       | Typ | 29.8                              | 42                  | 1.48                              | 1.50                                        | 2.91                                        | 7          | 7.7        | 19.7                 | 26.9                | 25.1                 | 33.3                | 30.2                 | 39.6                | 43.3                            | 55.6                | 378                           |
|                      | 85                       | Typ | 150                               | 159                 | 1.72                              | 1.85                                        | 3.08                                        | 7.2        | 8.1        | 20.4                 | 27.1                | 26.1                 | 33.5                | 30.5                 | 40                  | 43.9                            | 56.1                | 381                           |
|                      |                          | Max | 359                               | 384                 | 2.60                              | 2.65                                        | NA                                          | 9.2        | 9.9        | 23.2                 | 29.6                | 29.3                 | 36.2                | 34.8                 | 42.1                | 46.3                            | 59.7                | 435                           |
|                      | 105                      | Typ | 256                               | 273                 | 1.80                              | 2.10                                        | 3.23                                        | 7.8        | 8.5        | 20.6                 | 27.4                | 26.6                 | 33.8                | 31.2                 | 40.5                | 44.8                            | 57.1                | 390                           |
|                      |                          | Max | 850                               | 900                 | 2.65                              | 2.70                                        | NA                                          | 10.3       | 11.1       | 23.9                 | 30.6                | 30.3                 | 37.3                | 35.6                 | 43.5                | 47.9                            | 61.3                | 445                           |
|                      | 125                      | Typ | NA                                | NA                  | NA                                | NA                                          | 3.65                                        | NA         | NA         | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | NA                              |                     | NA                            |
|                      |                          | Max | 1960                              | 1998                | 3.18                              | 3.25                                        | NA                                          | 12.9       | 13.8       | 26.9                 | 33.6                | 35                   | 40.3                | 38.7                 | 46.8                | NA                              |                     | 484                           |
| S32K146              | 25                       | Typ | 37                                | 47                  | 1.57                              | 1.61                                        | 3.3                                         | 8          | 9.2        | 23.4                 | 31.4                | 30.5                 | 40.2                | 36.2                 | 47.6                | 52                              | 68.3                | 452                           |
|                      | 85                       | Typ | 207                               | 209                 | 1.79                              | 1.83                                        | 3.54                                        | 8.9        | 10.1       | 24.4                 | 32.4                | 31.5                 | 41.3                | 37.2                 | 48.7                | 53.3                            | 69.8                | 465                           |
|                      |                          | Max | 974                               | 981                 | 3.32                              | 3.38                                        | NA                                          | 12.7       | 13.9       | 29.3                 | 37.9                | 36.7                 | 47                  | 42.4                 | 54.4                | 60.3                            | 78                  | 530                           |
|                      | 105                      | Typ | 419                               | 422                 | 1.99                              | 2.04                                        | 3.78                                        | 9.8        | 11         | 25.3                 | 33.4                | 32.5                 | 42.2                | 38.1                 | 49.6                | 54.4                            | 70.8                | 477                           |
|                      |                          | Max | 2004                              | 2017                | 4.06                              | 4.13                                        | NA                                          | 17.1       | 18.3       | 34.1                 | 42.6                | 41.3                 | 51.4                | 46.9                 | 58.8                | 65.7                            | 82.8                | 587                           |
|                      | 125                      | Typ | NA                                | NA                  | NA                                | NA                                          | 4.44                                        | NA         | NA         | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | NA                              |                     | NA                            |
|                      |                          | Max | 3358                              | 3380                | 5.28                              | 5.38                                        | NA                                          | 22.6       | 23.7       | 40.2                 | 48.8                | 47.3                 | 57.4                | 52.8                 | 64.8                | NA                              |                     | 660                           |
| S32K148 <sup>8</sup> | 25                       | Typ | 38                                | 54                  | 2.17                              | 2.20                                        | 3.45                                        | 8.5        | 9.6        | 27.6                 | 34.9                | 35.5                 | 45.3                | 42.1                 | 57.7                | 60.3                            | 83.3                | 526                           |
|                      | 85                       | Typ | 336                               | 357                 | 2.30                              | 2.35                                        | 3.74                                        | 10.1       | 11.1       | 29.1                 | 37.0                | 36.8                 | 46.6                | 43.4                 | 59.9                | 62.9                            | 88.7                | 543                           |

Table continues on the next page...

## 5 I/O parameters

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 7. Input signal measurement reference

### 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 10. General switching specifications

| Symbol | Description                                                                                                  | Min.                                  | Max. | Unit             | Notes |
|--------|--------------------------------------------------------------------------------------------------------------|---------------------------------------|------|------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                           | 1.5                                   | —    | Bus clock cycles | 1, 2  |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path | 50                                    | —    | ns               | 3     |
| WFRST  | RESET input filtered pulse                                                                                   | —                                     | 10   | ns               | 4     |
| WNFRST | RESET input not filtered pulse                                                                               | Maximum of (100 ns, bus clock period) | —    | ns               | 5     |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Maximum length of RESET pulse which will be filtered by internal filter.
5. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter. This number depends on bus clock period also. For example, in VLPR mode bus clock is 4 MHz, which make clock period of 250 ns. In this case, minimum pulse width which will cause reset is 250 ns. For faster bus clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will be 100 ns.

5. Several I/O have both high drive and normal drive capability selected by the associated Portx\_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144\_IO\_Signal\_Description\_Input\_Multiplexing.xlsx* attached with the *Reference Manual*.
6. Measured at input  $V = V_{SS}$
7. Measured at input  $V = V_{DD}$

## 5.5 AC electrical specifications at 3.3 V range

**Table 13. AC electrical specifications at 3.3 V Range**

| Symbol                   | DSE | Rise time (nS) <sup>1</sup> |      | Fall time (nS) <sup>1</sup> |      | Capacitance (pF) <sup>2</sup> |
|--------------------------|-----|-----------------------------|------|-----------------------------|------|-------------------------------|
|                          |     | Min.                        | Max. | Min.                        | Max. |                               |
| tRF <sub>GPIO</sub>      | NA  | 3.2                         | 14.5 | 3.4                         | 15.7 | 25                            |
|                          |     | 5.7                         | 23.7 | 6.0                         | 26.2 | 50                            |
|                          |     | 20.0                        | 80.0 | 20.8                        | 88.4 | 200                           |
| tRF <sub>GPIO-HD</sub>   | 0   | 3.2                         | 14.5 | 3.4                         | 15.7 | 25                            |
|                          |     | 5.7                         | 23.7 | 6.0                         | 26.2 | 50                            |
|                          |     | 20.0                        | 80.0 | 20.8                        | 88.4 | 200                           |
|                          | 1   | 1.5                         | 5.8  | 1.7                         | 6.1  | 25                            |
|                          |     | 2.4                         | 8.0  | 2.6                         | 8.3  | 50                            |
|                          |     | 6.3                         | 22.0 | 6.0                         | 23.8 | 200                           |
| tRF <sub>GPIO-FAST</sub> | 0   | 0.6                         | 2.8  | 0.5                         | 2.8  | 25                            |
|                          |     | 3.0                         | 7.1  | 2.6                         | 7.5  | 50                            |
|                          |     | 12.0                        | 27.0 | 10.3                        | 26.8 | 200                           |
|                          | 1   | 0.4                         | 1.3  | 0.38                        | 1.3  | 25                            |
|                          |     | 1.5                         | 3.8  | 1.4                         | 3.9  | 50                            |
|                          |     | 7.4                         | 14.9 | 7.0                         | 15.3 | 200                           |

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

## 5.6 AC electrical specifications at 5 V range

**Table 14. AC electrical specifications at 5 V Range**

| Symbol                 | DSE | Rise time (nS) <sup>1</sup> |       | Fall time (nS) <sup>1</sup> |      | Capacitance (pF) <sup>2</sup> |
|------------------------|-----|-----------------------------|-------|-----------------------------|------|-------------------------------|
|                        |     | Min.                        | Max . | Min.                        | Max. |                               |
| tRF <sub>GPIO</sub>    | NA  | 2.8                         | 9.4   | 2.9                         | 10.7 | 25                            |
|                        |     | 5.0                         | 15.7  | 5.1                         | 17.4 | 50                            |
|                        |     | 17.3                        | 54.8  | 17.6                        | 59.7 | 200                           |
| tRF <sub>GPIO-HD</sub> | 0   | 2.8                         | 9.4   | 2.9                         | 10.7 | 25                            |
|                        |     | 5.0                         | 15.7  | 5.1                         | 17.4 | 50                            |

Table continues on the next page...

## 6.2.3 System Clock Generation (SCG) specifications

### 6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications

Table 19. Fast internal RC Oscillator electrical specifications

| Symbol               | Parameter <sup>1</sup>                                               | Value |      |      | Unit                |
|----------------------|----------------------------------------------------------------------|-------|------|------|---------------------|
|                      |                                                                      | Min.  | Typ. | Max. |                     |
| $F_{\text{FIRC}}$    | FIRC target frequency                                                | —     | 48   | —    | MHz                 |
| $\Delta F$           | Frequency deviation across process, voltage, and temperature < 105°C | —     | ±0.5 | ±1   | % $F_{\text{FIRC}}$ |
| $\Delta F_{125}$     | Frequency deviation across process, voltage, and temperature < 125°C | —     | ±0.5 | ±1.1 | % $F_{\text{FIRC}}$ |
| $T_{\text{Startup}}$ | Startup time                                                         |       | 3.4  | 5    | μs <sup>2</sup>     |
| $T_{\text{JIT}}^3$   | Cycle-to-Cycle jitter                                                | —     | 300  | 500  | ps                  |
| $T_{\text{JIT}}^3$   | Long term jitter over 1000 cycles                                    | —     | 0.04 | 0.1  | % $F_{\text{FIRC}}$ |

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock

#### NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

### 6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications

Table 20. Slow internal RC oscillator (SIRC) electrical specifications

| Symbol               | Parameter                                                            | Value |      |      | Unit                |
|----------------------|----------------------------------------------------------------------|-------|------|------|---------------------|
|                      |                                                                      | Min.  | Typ. | Max. |                     |
| $F_{\text{SIRC}}$    | SIRC target frequency                                                | —     | 8    | —    | MHz                 |
| $\Delta F$           | Frequency deviation across process, voltage, and temperature < 105°C | —     | —    | ±3   | % $F_{\text{SIRC}}$ |
| $\Delta F_{125}$     | Frequency deviation across process, voltage, and temperature < 125°C | —     | —    | ±3.3 | % $F_{\text{SIRC}}$ |
| $T_{\text{Startup}}$ | Startup time                                                         | —     | 9    | 12.5 | μs <sup>1</sup>     |

1. Startup time is defined as the time between clock enablement and clock availability for system use.

**Table 23. Flash command timing specifications for S32K14x (continued)**

| Symbol                  | Description <sup>1</sup>                                                                |                                               | S32K142 |      | S32K144 |      | S32K146 |      | S32K148 |      | Unit | Notes |
|-------------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------|---------|------|---------|------|---------|------|---------|------|------|-------|
|                         |                                                                                         |                                               | Typ     | Max  | Typ     | Max  | Typ     | Max  | Typ     | Max  |      |       |
| t <sub>setram</sub>     | Set FlexRAM Function execution time                                                     | Control Code 0xFF                             | 0.08    | —    | 0.08    | —    | 0.08    | —    | 0.08    | —    | ms   | 3     |
|                         |                                                                                         | 32 KB EEPROM backup                           | 0.8     | 1.2  | 0.8     | 1.2  | 0.8     | 1.2  | —       | —    |      |       |
|                         |                                                                                         | 48 KB EEPROM backup                           | 1       | 1.5  | 1       | 1.5  | 1       | 1.5  | —       | —    |      |       |
|                         |                                                                                         | 64 KB EEPROM backup                           | 1.3     | 1.9  | 1.3     | 1.9  | 1.3     | 1.9  | 1.3     | 1.9  |      |       |
| t <sub>eevr8b</sub>     | Byte write to FlexRAM execution time                                                    | 32 KB EEPROM backup                           | 385     | 1700 | 385     | 1700 | 385     | 1700 | —       | —    | μs   | 3,4   |
|                         |                                                                                         | 48 KB EEPROM backup                           | 430     | 1850 | 430     | 1850 | 430     | 1850 | —       | —    |      |       |
|                         |                                                                                         | 64 KB EEPROM backup                           | 475     | 2000 | 475     | 2000 | 475     | 2000 | 475     | 4000 |      |       |
| t <sub>eevr16b</sub>    | 16-bit write to FlexRAM execution time                                                  | 32 KB EEPROM backup                           | 385     | 1700 | 385     | 1700 | 385     | 1700 | —       | —    | μs   | 3,4   |
|                         |                                                                                         | 48 KB EEPROM backup                           | 430     | 1850 | 430     | 1850 | 430     | 1850 | —       | —    |      |       |
|                         |                                                                                         | 64 KB EEPROM backup                           | 475     | 2000 | 475     | 2000 | 475     | 2000 | 475     | 4000 |      |       |
| t <sub>eevr32bers</sub> | 32-bit write to erased FlexRAM location execution time                                  | —                                             | 360     | 2000 | 360     | 2000 | 360     | 2000 | 360     | 2000 | μs   |       |
| t <sub>eevr32b</sub>    | 32-bit write to FlexRAM execution time                                                  | 32 KB EEPROM backup                           | 630     | 2000 | 630     | 2000 | 630     | 2000 | —       | —    | μs   | 3,4   |
|                         |                                                                                         | 48 KB EEPROM backup                           | 720     | 2125 | 720     | 2125 | 720     | 2125 | —       | —    |      |       |
|                         |                                                                                         | 64 KB EEPROM backup                           | 810     | 2250 | 810     | 2250 | 810     | 2250 | 810     | 4500 |      |       |
| t <sub>quickwr</sub>    | 32-bit Quick Write execution time: Time from CCIF clearing (start the write) until CCIF | 1st 32-bit write                              | 200     | 550  | 200     | 550  | 200     | 550  | 200     | 1100 | μs   | 4,5,6 |
|                         |                                                                                         | 2nd through Next to Last (Nth-1) 32-bit write | 150     | 550  | 150     | 550  | 150     | 550  | 150     | 550  |      |       |

Table continues on the next page...

**Table 25. NVM reliability specifications (continued)**

| Symbol                                                     | Description                                                                     | Min.  | Typ. | Max. | Unit   | Notes   |
|------------------------------------------------------------|---------------------------------------------------------------------------------|-------|------|------|--------|---------|
| When using FlexMemory feature : FlexRAM as Emulated EEPROM |                                                                                 |       |      |      |        |         |
| $t_{\text{nvmretee}}$                                      | Data retention                                                                  | 5     | —    | —    | years  | 4       |
| $n_{\text{nvmwree16}}$                                     | Write endurance                                                                 | 100 K | —    | —    | writes | 5, 6, 7 |
| $n_{\text{nvmwree256}}$                                    | • EEPROM backup to FlexRAM ratio = 16<br>• EEPROM backup to FlexRAM ratio = 256 | 1.6 M | —    | —    | writes |         |

1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
3. Cycling endurance is per DFlash or PFlash Sector.
4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
5. FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
7. [FlexMemory calculator tool](#) is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The "In Spec" portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

### 6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.

Table 26. QuadSPI electrical specifications

| FLASH PORT             | Sym              | Unit | FLASH A            |     |                    |     |                    |     |                    |     |                    |     |                    |     | FLASH B                |     |                   |                 |
|------------------------|------------------|------|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|------------------------|-----|-------------------|-----------------|
|                        |                  |      | RUN <sup>1</sup>   |     |                    |     |                    |     | HSRUN <sup>1</sup> |     |                    |     |                    |     | RUN/HSRUN <sup>2</sup> |     |                   |                 |
| QuadSPI Mode           |                  |      | SDR                |     |                    |     |                    |     | SDR                |     |                    |     |                    |     | SDR                    |     | DDR <sup>3</sup>  |                 |
|                        |                  |      | Internal Sampling  |     | Internal DQS       |     |                    |     | Internal Sampling  |     | Internal DQS       |     |                    |     | Internal Sampling      |     | External DQS      |                 |
|                        |                  |      | N1                 |     | PAD Loopback       |     | Internal Loopback  |     | N1                 |     | PAD Loopback       |     | Internal Loopback  |     | N1                     |     | External DQS      |                 |
|                        |                  |      | Min                | Max | Min                | Max | Min                | Max | Min                | Max | Min                | Max | Min                | Max | Min                    | Max | Min               | Max             |
| Register Settings      |                  |      |                    |     |                    |     |                    |     |                    |     |                    |     |                    |     |                        |     |                   |                 |
| MCR[DDR_EN]            |                  | -    | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                      |     | 1                 |                 |
| MCR[DQS_EN]            |                  | -    | 0                  |     | 1                  |     | 1                  |     | 0                  |     | 1                  |     | 1                  |     | 0                      |     | 1                 |                 |
| MCR[SCLKCFG[0]]        |                  | -    | -                  |     | 1                  |     | 0                  |     | -                  |     | 1                  |     | 0                  |     | -                      |     | -                 |                 |
| MCR[SCLKCFG[1]]        |                  | -    | -                  |     | 1                  |     | 0                  |     | -                  |     | 1                  |     | 0                  |     | -                      |     | -                 |                 |
| MCR[SCLKCFG[2]]        |                  | -    | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                      |     | 0                 |                 |
| MCR[SCLKCFG[3]]        |                  | -    | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                      |     | 0                 |                 |
| MCR[SCLKCFG[5]]        |                  | -    | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                      |     | 1                 |                 |
| SMPR[FSPHS]            |                  | -    | 0                  |     | 1                  |     | 0                  |     | 0                  |     | 1                  |     | 0                  |     | 0                      |     | 0                 |                 |
| SMPR[FSDLY]            |                  | -    | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                      |     | 0                 |                 |
| SOCCR<br>[SOCCFG[7:0]] |                  |      | -                  |     | 0                  |     | 23                 |     | -                  |     | 0                  |     | 30                 |     | -                      |     | -                 |                 |
| SOCCR[SOCCFG[15:8]]    |                  | -    | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                      |     | 30                |                 |
| FLSHCR[TDH]            |                  | -    | 0x00               |     | 0x00               |     | 0x00               |     | 0x00               |     | 0x00               |     | 0x00               |     | 0x00                   |     | 0x01              |                 |
| Timing Parameters      |                  |      |                    |     |                    |     |                    |     |                    |     |                    |     |                    |     |                        |     |                   |                 |
| SCK Clock Frequency    | f <sub>SCK</sub> | MHz  | -                  | 38  | -                  | 64  | -                  | 48  | -                  | 40  | -                  | 80  | -                  | 50  | -                      | 20  | -                 | 20 <sup>4</sup> |
| SCK Clock Period       | t <sub>SCK</sub> | ns   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 50.0                   | -   | 50.0 <sup>4</sup> | -               |

Table continues on the next page...

**Table 29. 12-bit ADC characteristics (3 V to 5.5 V)( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SS}$ )**

| Symbol           | Description                | Conditions <sup>1</sup> | Min. | Typ. <sup>2</sup> | Max.                                 | Unit             | Notes      |
|------------------|----------------------------|-------------------------|------|-------------------|--------------------------------------|------------------|------------|
| $V_{DDA}$        | Supply voltage             |                         | 3    | —                 | 5.5                                  | V                |            |
| $I_{DDA\_ADC}$   | Supply current per ADC     |                         | —    | 1                 | —                                    | mA               | 3          |
| SMPLTS           | Sample Time                |                         | 275  | —                 | Refer to the <i>Reference Manual</i> | ns               |            |
| TUE <sup>4</sup> | Total unadjusted error     |                         | —    | ±4                | ±8                                   | LSB <sup>5</sup> | 6, 7, 8, 9 |
| DNL              | Differential non-linearity |                         | —    | ±0.7              | —                                    | LSB <sup>5</sup> | 6, 7, 8, 9 |
| INL              | Integral non-linearity     |                         | —    | ±1.0              | —                                    | LSB <sup>5</sup> | 6, 7, 8, 9 |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH}=V_{DDA}=V_{DD}$ , with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 40$  MHz,  $R_{AS}=20$  Ω, and  $C_{AS}=10$  nF unless otherwise stated.
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to  $V_{DD}/V_{SS}$  or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

### NOTE


- Due to triple bonding in lower pin packages like 32-QFN, 48-LQFP, and 64-LQFP degradation might be seen in ADC parameters.
- When using high speed interfaces such as the QuadSPI, SAI0, SAI1 or ENET there may be some ADC degradation on the adjacent analog input paths. See following table for details.

| Pin name | TGATE purpose      |
|----------|--------------------|
| PTE8     | CMP0_IN3           |
| PTC3     | ADC0_SE11/CMP0_IN4 |
| PTC2     | ADC0_SE10/CMP0_IN5 |
| PTD7     | CMP0_IN6           |
| PTD6     | CMP0_IN7           |
| PTD28    | ADC1_SE22          |
| PTD27    | ADC1_SE21          |


**Table 32. LPSPI electrical specifications<sup>1</sup> (continued)**

| Num | Symbol | Description | Conditions                            | Run Mode <sup>2</sup> |      |          |      | HSRUN Mode <sup>2</sup> |      |          |      | VLPR Mode |      |          |      | Unit |
|-----|--------|-------------|---------------------------------------|-----------------------|------|----------|------|-------------------------|------|----------|------|-----------|------|----------|------|------|
|     |        |             |                                       | 5.0 V IO              |      | 3.3 V IO |      | 5.0 V IO                |      | 3.3 V IO |      | 5.0 V IO  |      | 3.3 V IO |      |      |
|     |        |             |                                       | Min.                  | Max. | Min.     | Max. | Min.                    | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |      |
|     |        |             | Master Loopback(slow)<br><sup>6</sup> | -                     |      | -        |      | -                       |      | -        |      | -         |      | -        |      |      |

- Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.
- While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz.
- $f_{\text{periph}}$  = LPSPI peripheral clock
- $t_{\text{periph}} = 1/f_{\text{periph}}$
- Master Loopback mode - In this mode LPSPI\_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI\_CFGR1[SAMPLE] bit as 1. Clock pads used are PTD15 and PTE0. Applicable only for LPSPI0.
- Master Loopback (slow) - In this mode LPSPI\_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI\_CFGR1[SAMPLE] bit as 1. Clock pad used is PTB2. Applicable only for LPSPI0.
- This is the maximum operating frequency ( $f_{\text{op}}$ ) for LPSPI0 with medium PAD type only. Otherwise, the maximum operating frequency ( $f_{\text{op}}$ ) is 12 Mhz.
- Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where PCSSCK ranges from 0 to 255.
- Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where SCKPCS ranges from 0 to 255.
- While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
- Maximum operating frequency ( $f_{\text{op}}$ ) is 12 MHz irrespective of PAD type and LPSPI instance.
- Applicable for LPSPI0 only with medium PAD type, with maximum operating frequency ( $f_{\text{op}}$ ) as 14 MHz.



**Figure 18. LPSPI master mode timing (CPHA = 0)**



**Figure 19. LPSPI master mode timing (CPHA = 1)**

### 6.5.4 FlexCAN electrical specifications

For supported baud rate, see section 'Protocol timing' of the *Reference Manual*.

### 6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.


- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

**Table 33. Master mode timing specifications**

| Symbol | Description                         | Min. | Max. | Unit        |
|--------|-------------------------------------|------|------|-------------|
| —      | Operating voltage                   | 2.97 | 3.6  | V           |
| S1     | SAI_MCLK cycle time                 | 40   | —    | ns          |
| S2     | SAI_MCLK pulse width high/low       | 45%  | 55%  | MCLK period |
| S3     | SAI_BCLK cycle time                 | 80   | —    | ns          |
| S4     | SAI_BCLK pulse width high/low       | 45%  | 55%  | BCLK period |
| S5     | SAI_RXD input setup before SAI_BCLK | 28   | —    | ns          |
| S6     | SAI_RXD input hold after SAI_BCLK   | 0    | —    | ns          |
| S7     | SAI_BCLK to SAI_TXD output valid    | —    | 8    | ns          |
| S8     | SAI_BCLK to SAI_TXD output invalid  | -2   | —    | ns          |
| S9     | SAI_FS input setup before SAI_BCLK  | 28   | —    | ns          |
| S10    | SAI_FS input hold after SAI_BCLK    | 0    | —    | ns          |
| S11    | SAI_BCLK to SAI_FS output valid     | —    | 8    | ns          |
| S12    | SAI_BCLK to SAI_FS output invalid   | -2   | —    | ns          |

**Table 37. MDIO timing specifications (continued)**

| Symbol | Description                                                         | Min. | Max. | Unit       |
|--------|---------------------------------------------------------------------|------|------|------------|
| MDC1   | MDC pulse width high                                                | 40%  | 60%  | MDC period |
| MDC2   | MDC pulse width low                                                 | 40%  | 60%  | MDC period |
| MDC3   | MDIO (input) to MDC rising edge setup                               | 25   | —    | ns         |
| MDC4   | MDIO (input) to MDC rising edge hold                                | 0    | —    | ns         |
| MDC5   | MDC falling edge to MDIO output valid (maximum propagation delay)   | —    | 25   | ns         |
| MDC6   | MDC falling edge to MDIO output invalid (minimum propagation delay) | -10  | —    | ns         |

**Figure 28. MII/RMII serial management channel timing diagram**

### 6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

## 6.6 Debug modules

### 6.6.1 SWD electrical specifications

Table 40. JTAG electrical specifications

| Symbol | Description                                        | Run Mode |          |          |          | HSRUN Mode |          |          |          | VLPR Mode |          |          |          | Unit |
|--------|----------------------------------------------------|----------|----------|----------|----------|------------|----------|----------|----------|-----------|----------|----------|----------|------|
|        |                                                    | 5.0 V IO |          | 3.3 V IO |          | 5.0 V IO   |          | 3.3 V IO |          | 5.0 V IO  |          | 3.3 V IO |          |      |
|        |                                                    | Min.     | Max.     | Min.     | Max.     | Min.       | Max.     | Min.     | Max.     | Min.      | Max.     | Min.     | Max.     |      |
| J1     | TCLK frequency of operation                        |          |          |          |          |            |          |          |          |           |          |          |          | MHz  |
|        | Boundary Scan                                      | -        | 20       | -        | 20       | -          | 20       | -        | 20       | -         | 10       | -        | 10       |      |
|        | JTAG                                               | -        | 20       | -        | 20       | -          | 20       | -        | 20       | -         | 10       | -        | 10       |      |
| J2     | TCLK cycle period                                  | 1/J1     | -        | 1/J1     | -        | 1/J1       | -        | 1/J1     | -        | 1/J1      | -        | 1/J1     | -        | ns   |
| J3     | TCLK clock pulse width                             |          |          |          |          |            |          |          |          |           |          |          |          | ns   |
|        | Boundary Scan                                      | J2/2 - 5 | J2/2 + 5 | J2/2 - 5 | J2/2 + 5 | J2/2 - 5   | J2/2 + 5 | J2/2 - 5 | J2/2 + 5 | J2/2 - 5  | J2/2 + 5 | J2/2 - 5 | J2/2 + 5 |      |
|        | JTAG                                               |          |          |          |          |            |          |          |          |           |          |          |          |      |
| J4     | TCLK rise and fall times                           | -        | 1        | -        | 1        | -          | 1        | -        | 1        | -         | 1        | -        | 1        | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 5        | -        | 5        | -        | 5          | -        | 5        | -        | 15        | -        | 15       | -        | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 5        | -        | 5        | -        | 5          | -        | 5        | -        | 8         | -        | 8        | -        | ns   |
| J7     | TCLK low to boundary scan output data valid        | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |
| J8     | TCLK low to boundary scan output data invalid      | 0        | -        | 0        | -        | 0          | -        | 0        | -        | 0         | -        | 0        | -        |      |
| J9     | TCLK low to boundary scan output high-Z            | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |
| J10    | TMS, TDI input data setup time to TCLK rise        | 3        | -        | 3        | -        | 3          | -        | 3        | -        | 15        | -        | 15       | -        | ns   |
| J11    | TMS, TDI input data hold time after TCLK rise      | 2        | -        | 2        | -        | 2          | -        | 2        | -        | 8         | -        | 8        | -        | ns   |
| J12    | TCLK low to TDO data valid                         | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |
| J13    | TCLK low to TDO data invalid                       | 0        | -        | 0        | -        | 0          | -        | 0        | -        | 0         | -        | 0        | -        | ns   |
| J14    | TCLK low to TDO high-Z                             | -        | 28       | -        | 32       | -          | 28       | -        | 32       | -         | 80       | -        | 80       | ns   |

Table 43. Revision History (continued)

| Rev. No. | Date        | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |             | <ul style="list-style-type: none"> <li>Updated note 'All the limits defined ...'</li> <li>Updated parameter 'I<sub>INJPAD_DC_ABS</sub>', 'V<sub>IN_DC</sub>', I<sub>INJSUM_DC_ABS</sub>.</li> <li>In <a href="#">Table 2</a>, <ul style="list-style-type: none"> <li>Updated parameter I<sub>INJPAD_DC_OP</sub> and I<sub>INJSUM_DC_OP</sub>.</li> </ul> </li> <li>In <a href="#">Table 5</a>, updated TBDs for V<sub>LVR_HYST</sub>, V<sub>LVD_HYST</sub>, and V<sub>LVW_HYST</sub></li> <li>In <a href="#">Power mode transition operating behaviors</a>, <ul style="list-style-type: none"> <li>Added VLPR → VLPS</li> <li>Added VLPS → VLPR</li> <li>Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> </ul> </li> <li>In <a href="#">Table 7</a>, updated the specifications for S32K144.</li> <li>Updated the attachment <i>S32K1xx_Power_Modes_Configuration.xlsx</i>.</li> <li>In <a href="#">Table 15</a>, removed C<sub>IN_A</sub>.</li> <li>In <a href="#">Table 17</a>, <ul style="list-style-type: none"> <li>Updated specificatins for g<sub>mXOSC</sub>.</li> <li>Removed I<sub>DDOSC</sub></li> </ul> </li> <li>In <a href="#">Table 19</a>, <ul style="list-style-type: none"> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDFIRC</sub></li> </ul> </li> <li>In <a href="#">Table 20</a>, <ul style="list-style-type: none"> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDSIRC</sub></li> </ul> </li> <li>In <a href="#">Table 21</a>, removed I<sub>LPO</sub></li> <li>Updated section: <a href="#">Flash memory module (FTFC) electrical specifications</a></li> <li>In section: <a href="#">12-bit ADC operating conditions</a>, <ul style="list-style-type: none"> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 28</a></li> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 29</a></li> </ul> </li> <li>In section: <a href="#">QuadSPI AC specifications</a>, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'.</li> <li>In section: <a href="#">12-bit ADC operating conditions</a>, updated <a href="#">Table 27</a>.</li> <li>In section: <a href="#">CMP with 8-bit DAC electrical specifications</a>, added note 'For comparator IN signals adjacent ...'</li> <li>In table: <a href="#">Table 32</a>, minor update in footnote 6.</li> <li>In table: <a href="#">Table 41</a>, updated specifications for S32K146.</li> </ul> |
| 5        | 06 Dec 2017 | <ul style="list-style-type: none"> <li>Removed S32K148 from 'Caution'</li> <li>Updated figure: <a href="#">S32K1xx product series comparison</a> for <ul style="list-style-type: none"> <li>'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>In <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>Added note 'Unless otherwise ...'</li> <li>Added parameter 'Added note 'T<sub>ramp_MCU</sub>'</li> <li>Updated footnote for 'T<sub>ramp</sub>'</li> </ul> </li> <li>In <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>Added footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...' against parameter 'V<sub>DD</sub>—V<sub>DDA</sub>'</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>In <a href="#">Power and ground pins</a> <ul style="list-style-type: none"> <li>Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>In <a href="#">Power mode transition operating behaviors</a> :</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date         | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |              | <ul style="list-style-type: none"> <li>Fixed the typo in <math>R_{SW1}</math></li> <li>In <a href="#">LPSPi electrical specifications</a> : <ul style="list-style-type: none"> <li>Updated <math>t_{Lead}</math> and <math>t_{Lag}</math></li> <li>Added footnote in Figure: LPSPi slave mode timing (CPHA = 0) and Figure: LPSPi slave mode timing (CPHA = 1)</li> </ul> </li> <li>In <a href="#">Thermal characteristics</a> : <ul style="list-style-type: none"> <li>Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package</li> <li>Deleted specs for <math>R_{\theta JC}</math> for 32 QFN package</li> <li>Added '<math>R_{\theta JCBottom}</math>'</li> </ul> </li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 8        | 18 June 2018 | <ul style="list-style-type: none"> <li>In attachment '<a href="#">S32K1xx_Power_Modes_Configuration</a>': <ul style="list-style-type: none"> <li>Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash.</li> </ul> </li> <li>Removed S32K116 from Notes</li> <li>In figure: <a href="#">S32K1xx product series comparison</a> : <ul style="list-style-type: none"> <li>Added note 'Availability of peripherals depends on the pin availability ...'</li> <li>Updated 'Ambient Operation Temperature' row</li> <li>Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148</li> </ul> </li> <li>In <a href="#">Ordering information</a> : <ul style="list-style-type: none"> <li>Updated figure for 'Y: Optional feature'</li> <li>Updated footnote 3</li> </ul> </li> <li>In <a href="#">Power and ground pins</a> : <ul style="list-style-type: none"> <li>In figure 'Power diagram', updated <math>V_{Flash}</math> frequency to 3.3 V</li> </ul> </li> <li>In <a href="#">Power mode transition operating behaviors</a> : <ul style="list-style-type: none"> <li>Updated footnote for 'VLPS Mode: All clock sources disabled'</li> </ul> </li> <li>In <a href="#">Power consumption</a> : <ul style="list-style-type: none"> <li>Added IDD's for S32K116</li> <li>Added VLPR Peripherals enabled use case 2 at 125 °C/Typicals</li> <li>Renamed VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1'</li> <li>Added footnote 'Data collected using RAM' to VLPR 'Peripherals disabled' and VLPR 'Peripherals enabled use case 1'</li> <li>Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 <math>\mu A</math> and 42 <math>\mu A</math> respectively</li> <li>Added table 'VLPS additional use-case power consumption at typical conditions'</li> </ul> </li> <li>In <a href="#">DC electrical specifications at 3.3 V Range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">DC electrical specifications at 5.0 V Range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">AC electrical specifications at 3.3 V range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">AC electrical specifications at 5 V range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">External System Oscillator electrical specifications</a> : <ul style="list-style-type: none"> <li>Clarified description of <math>g_{mXOSC}</math></li> <li>Updated <math>V_{IL}</math> max. to 1.15 V</li> </ul> </li> <li>In <a href="#">Fast internal RC Oscillator (FIRC) electrical specifications</a> :</li> </ul> |